1
0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-24 16:38:09 +00:00
Commit Graph

350 Commits

Author SHA1 Message Date
Anichitei Ionel-Cristinel
aa362fa43e
ci: Update checkout to v3 2023-06-27 14:32:31 +03:00
Andrei KISARI
11e6a3e208
Merge pull request #80 from akisari/master
Use SWIG to create bindings between C and Python.
2023-06-26 11:42:01 +03:00
Andrei KISARI
1384893052 Update copyright. 2023-06-26 10:40:30 +03:00
Andrei KISARI
455286ca13 Fix build. 2023-06-22 15:14:05 +03:00
Andrei KISARI
4f182b2c11 Use SWIG to create bindings between C and Python. 2023-06-22 14:54:41 +03:00
BITDEFENDER\vlutas
096b583c25 Tiny comment fix. 2023-06-02 11:22:52 +03:00
BITDEFENDER\vlutas
f293c936ee Optimized ror/rol/rcr/rcl instruction emulation - don't use slow loops anymore. 2023-06-01 21:28:30 +03:00
Ionel-Cristinel ANICHITEI
d16f1d8ba3 bdshemu_fuzz: Update build scripts 2023-04-05 11:06:10 +03:00
Ionel-Cristinel ANICHITEI
3beaac8ae2 Update bindings 2023-04-05 10:02:41 +03:00
BITDEFENDER\vlutas
124521beb5 Added support for Intel AMX-COMPLEX instructions. 2023-04-05 09:45:07 +03:00
BITDEFENDER\vlutas
ee6cdd6cb6 Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 2023-02-09 10:54:45 +02:00
BITDEFENDER\vlutas
24665b0531 Switched from nil to n/a naming for absent operands, as it is more obvious. 2023-02-08 17:44:45 +02:00
BITDEFENDER\vlutas
fc6059109d Improved comments & improved vector length specifiers. 2023-02-04 12:02:05 +02:00
BITDEFENDER\vlutas
0093439855 Added some comments. 2023-02-02 22:10:56 +02:00
BITDEFENDER\vlutas
089e6d5e7e Significant cleanup in disasmtool: the obsolete search functionality, and supplying registers for shemu from a file are no longer supported. 2023-02-02 21:46:24 +02:00
BITDEFENDER\vlutas
61382e95f0 Since all the shemu test file are synthetic and clean, I removed the password from the test archive. 2022-12-16 15:17:39 +02:00
Anichitei Ionel-Cristinel
102b43dd00
Merge pull request #78 from ianichitei/master
Fix `clang-cl` and `mingw` builds
2022-12-05 14:25:25 +01:00
Ionel-Cristinel ANICHITEI
31457a0c02 Fix clang-cl and mingw builds 2022-12-05 12:10:30 +02:00
Ionel-Cristinel ANICHITEI
e67584241b Revert "Fix clang-cl and mingw builds"
This reverts commit add871993f.

I'll make a PR with these changes.
2022-12-05 12:07:22 +02:00
Ionel-Cristinel ANICHITEI
add871993f Fix clang-cl and mingw builds 2022-12-05 12:05:15 +02:00
BITDEFENDER\vlutas
ab3461fd06 Regenerated test archive. 2022-12-05 11:25:39 +02:00
Ionel-Cristinel ANICHITEI
00c9ebc341 rsbddisasm: Add RMPQUERY 2022-10-27 12:57:13 +03:00
BITDEFENDER\vlutas
7a254037b0 Added support for AMD RMPQUERY instruction. 2022-10-27 12:37:02 +03:00
Ionel-Cristinel ANICHITEI
f75e1e28cd bdshemu_fuzz: Build with -maes 2022-10-04 13:31:02 +03:00
Ionel-Cristinel ANICHITEI
22d7c14c51 rsbddisasm: Update bindings 2022-10-04 13:17:54 +03:00
BITDEFENDER\vlutas
9ba1e6a2f9 Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
Multiple minor fixes to existing instructions.
Moved x86 decoding tests in a separate directory & improved the test script.
2022-10-04 12:22:59 +03:00
BITDEFENDER\vlutas
4596dbda51 Add copyright info when auto-generating files. 2022-09-10 23:15:00 +03:00
BITDEFENDER\vlutas
b109990ba2 Removed some unneeded code. 2022-08-09 20:15:30 +03:00
BITDEFENDER\vlutas
47da322ea5 Improved upper bits handling for SSE/AVX operations.
Improved POPF handling when 16 bit operand size is used.
Fixed typo in PUNPCKLBW emulation.
2022-08-09 20:02:45 +03:00
BITDEFENDER\vlutas
2fc491d51d Handle reserved bits in RFLAGS when setting the entire register value. 2022-08-08 12:02:00 +03:00
BITDEFENDER\vlutas
f62c8a2238 https://github.com/bitdefender/bddisasm/issues/70 - fixed OF setting on ROR. 2022-08-01 15:46:38 +03:00
BITDEFENDER\vlutas
9c6b5429c9 Fixed pybddisasm version. 2022-08-01 14:17:07 +03:00
BITDEFENDER\vlutas
d3fd900903 Fixed OF on SHL and SHR with one bit shifts. 2022-08-01 14:13:27 +03:00
BITDEFENDER\vlutas
bf81c647e3 Make sure all flags are set for CMPXCHG (this was left intentionally incomplete).
Make sure we clear upper bits of the 256/512 bit SSE register.
2022-07-19 11:03:17 +03:00
BITDEFENDER\vlutas
6dda2c122c Make sure upper 32 bit of a CMOV destination register is cleared to 0 even if the condition is not satisfied 2022-07-16 12:21:46 +03:00
BITDEFENDER\vlutas
1805a9edec Fixed flag setting for ADC, SBB, SAR and IMUL instructions. 2022-07-14 13:42:37 +03:00
vlutas
e930d49713
Merge pull request #54 from ianichitei/master
ci: Install Windows SDK 18362 when building on Windows
2022-02-17 15:47:09 +02:00
Anichitei Ionel-Cristinel
f900388260
Update rust.yml 2022-02-17 11:37:15 +02:00
Anichitei Ionel-Cristinel
59255c4ea6
Update ci.yml 2022-02-17 11:33:26 +02:00
Anichitei Ionel-Cristinel
90820faba4
ci: Setup Windows SDK 18362 2022-02-17 11:12:30 +02:00
Anichitei Ionel-Cristinel
f0804645f3
Update ci.yml 2022-02-17 10:59:04 +02:00
Anichitei Ionel-Cristinel
4525860ec8
Fix a typo in the install instructions 2022-01-25 17:31:03 +02:00
Ionel-Cristinel ANICHITEI
73b7c4ea96 rsbddisasm: Fix no-std category 2022-01-05 14:40:26 +02:00
Ionel-Cristinel ANICHITEI
21c584b436 rsbddisasm: Change version to 0.2.0 2022-01-05 14:31:30 +02:00
BITDEFENDER\vlutas
70db095765 Updates Rust binding to the latest version.
Fixed build in disasmtool_lix.
2022-01-05 14:17:13 +02:00
BITDEFENDER\vlutas
fe6a937f51 Switched to internally defined types.
WRUSSD and WRUSSQ cannot be executed when CPL != 0.
2022-01-05 14:03:13 +02:00
Anichitei Ionel-Cristinel
08103713b2
Merge pull request #53 from ekilmer/fix-bddisasm-makefile
Add missing sources to Makefile for bddisasm
2022-01-04 17:43:15 +02:00
Eric Kilmer
68c7c4a066
Add missing sources to Makefile for bddisasm 2022-01-04 09:52:34 -05:00
BITDEFENDER\vlutas
63e3ee22a9 Fixed High8 handling in NdGetFullAccessMap. 2022-01-03 12:25:35 +02:00
BITDEFENDER\vlutas
c9d4dbca0f Added missing modifications. 2021-12-03 12:53:22 +02:00