arno/bddisasm
1
0
Fork 0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-18 05:28:09 +00:00
Code Issues Releases Wiki Activity

Make sure upper 32 bit of a CMOV destination register is cleared to 0 even if the condition is not satisfied

Browse Source
This commit is contained in:
BITDEFENDER\vlutas 2022-07-16 12:21:46 +03:00
parent 1805a9edec
commit 6dda2c122c
4 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
bdshemu/bdshemu.c
View File

@ -1882,11 +1882,18 @@ ShemuEmulate(
break;
case ND_INS_CMOVcc:
GET_OP(Context, 0, &dst);
GET_OP(Context, 1, &src);
if (ShemuEvalCondition(Context, Context->Instruction.Condition))
{
GET_OP(Context, 1, &src);
SET_OP(Context, 0, &src);
}
else
{
// Write back the same value that was already present in destination. This has the side-effect of
// clearing the upper 32 bit in the 64 bit destination register while in long mode.
SET_OP(Context, 0, &dst);
}
break;
case ND_INS_SETcc:

BIN
bdshemu_test/bdshemu_test.zip
View File

Binary file not shown.

2
bindings/pybddisasm/setup.py
View File

@ -12,7 +12,7 @@ from setuptools import find_packages, setup, Command, Extension, Distribution
from codecs import open
VERSION = (0, 1, 3)
LIBRARY_VERSION = (1, 34, 15)
LIBRARY_VERSION = (1, 34, 16)
LIBRARY_INSTRUX_SIZE = 856
packages = ['pybddisasm']

2
inc/version.h
View File

@ -7,6 +7,6 @@
#define DISASM_VERSION_MAJOR 1
#define DISASM_VERSION_MINOR 34
#define DISASM_VERSION_REVISION 15
#define DISASM_VERSION_REVISION 16
#endif // DISASM_VER_H