Ionel-Cristinel ANICHITEI
|
3beaac8ae2
|
Update bindings
|
2023-04-05 10:02:41 +03:00 |
|
BITDEFENDER\vlutas
|
124521beb5
|
Added support for Intel AMX-COMPLEX instructions.
|
2023-04-05 09:45:07 +03:00 |
|
Ionel-Cristinel ANICHITEI
|
00c9ebc341
|
rsbddisasm: Add RMPQUERY
|
2022-10-27 12:57:13 +03:00 |
|
BITDEFENDER\vlutas
|
7a254037b0
|
Added support for AMD RMPQUERY instruction.
|
2022-10-27 12:37:02 +03:00 |
|
Ionel-Cristinel ANICHITEI
|
22d7c14c51
|
rsbddisasm: Update bindings
|
2022-10-04 13:17:54 +03:00 |
|
BITDEFENDER\vlutas
|
9ba1e6a2f9
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
Multiple minor fixes to existing instructions.
Moved x86 decoding tests in a separate directory & improved the test script.
|
2022-10-04 12:22:59 +03:00 |
|
BITDEFENDER\vlutas
|
9c6b5429c9
|
Fixed pybddisasm version.
|
2022-08-01 14:17:07 +03:00 |
|
BITDEFENDER\vlutas
|
bf81c647e3
|
Make sure all flags are set for CMPXCHG (this was left intentionally incomplete).
Make sure we clear upper bits of the 256/512 bit SSE register.
|
2022-07-19 11:03:17 +03:00 |
|
BITDEFENDER\vlutas
|
6dda2c122c
|
Make sure upper 32 bit of a CMOV destination register is cleared to 0 even if the condition is not satisfied
|
2022-07-16 12:21:46 +03:00 |
|
BITDEFENDER\vlutas
|
1805a9edec
|
Fixed flag setting for ADC, SBB, SAR and IMUL instructions.
|
2022-07-14 13:42:37 +03:00 |
|
Ionel-Cristinel ANICHITEI
|
73b7c4ea96
|
rsbddisasm: Fix no-std category
|
2022-01-05 14:40:26 +02:00 |
|
Ionel-Cristinel ANICHITEI
|
21c584b436
|
rsbddisasm: Change version to 0.2.0
|
2022-01-05 14:31:30 +02:00 |
|
BITDEFENDER\vlutas
|
70db095765
|
Updates Rust binding to the latest version.
Fixed build in disasmtool_lix.
|
2022-01-05 14:17:13 +02:00 |
|
BITDEFENDER\vlutas
|
fe6a937f51
|
Switched to internally defined types.
WRUSSD and WRUSSQ cannot be executed when CPL != 0.
|
2022-01-05 14:03:13 +02:00 |
|
BITDEFENDER\vlutas
|
63e3ee22a9
|
Fixed High8 handling in NdGetFullAccessMap.
|
2022-01-03 12:25:35 +02:00 |
|
BITDEFENDER\vlutas
|
2f50ce9b4e
|
Improved REG_ID macros - make sure we include block addressing and High8 designator in the reg ID. Alsom, make sure the register size fits in, since the new tile register can be 1K in size, which previously overflowed...
|
2021-12-03 12:44:57 +02:00 |
|
Anichitei Ionel-Cristinel
|
dac2092c17
|
Rust bindings: Remove ND_CAT_FRED
|
2021-11-02 11:39:41 +02:00 |
|
BITDEFENDER\vlutas
|
7572adaeba
|
Fixed INSTRUX size in setup.py.
|
2021-11-02 11:34:17 +02:00 |
|
BITDEFENDER\vlutas
|
433e723e07
|
Implemented a reverse oprand lookup table. It holds pointers to relevant operands inside INSTRUX, for quick lookup.
Moved helper functions in bdhelpers.c.
Added a dedicated BranchInfo field inside INSTRUX, containing the most relevant branch information.
|
2021-11-02 11:22:22 +02:00 |
|
Ionel-Cristinel ANICHITEI
|
def76f8633
|
rsbddisasm: Fix keywords
|
2021-10-20 12:24:11 +03:00 |
|
Ionel-Cristinel ANICHITEI
|
1e78d15878
|
bddisasm-sys: Fix keywords
|
2021-10-20 12:12:02 +03:00 |
|
Ionel-Cristinel ANICHITEI
|
584150cb44
|
Move rsbddisasm to the bindings directory
|
2021-10-20 10:03:16 +03:00 |
|
Ionel-Cristinel ANICHITEI
|
af3d23e3ff
|
Move pybddisasm to the bindings directory
|
2021-10-20 09:32:50 +03:00 |
|