1
0
mirror of https://github.com/trezor/trezor-firmware.git synced 2024-11-14 03:30:02 +00:00
Commit Graph

227 Commits

Author SHA1 Message Date
Ondřej Vejpustek
18f7820d47 style: fix style according to new clang
[no changelog]
2024-05-10 20:06:28 +02:00
tychovrahe
d04ecba815 fix(core): fix tt ui loader haptic feedback
[no changelog]
2024-05-09 14:51:05 +02:00
cepetr
04d5017228 feat(core): improve loader haptic effect
[no changelog]
2024-05-09 14:51:05 +02:00
tychovrahe
6fe476a828 chore(core): fix typos in usb implementation
[no changelog]
2024-05-06 19:51:06 +02:00
tychovrahe
1ce694b7fc fix(core): fix usb configuration for FS peripheral (use 6 endpoints)
[no changelog]
2024-05-06 19:51:06 +02:00
tychovrahe
8ebb8c2128 fix(core): fix prodtest WIPE on STM32U5
[no changelog]
2024-05-05 18:36:47 +02:00
Andrew Kozlik
f8be07b732 feat(core): Increase Optiga I2C timeout.
[no changelog]
2024-05-05 10:03:32 +02:00
Andrew Kozlik
d453dac45c feat(core): Measure Optiga response timeout in ms not number of attempts.
[no changelog]
2024-05-05 10:03:32 +02:00
Andrew Kozlik
594d7425cd feat(core): Retry getting Optiga response even when it doesn't seem to have one.
[no changelog]
2024-05-05 10:03:32 +02:00
Andrew Kozlik
62e3a414ad chore(core): Disable wait_random() for prodtest and VCP.
[no changelog]
2024-05-05 10:03:32 +02:00
Andrew Kozlik
ed43a5bc5b feat(core): Don't lock Optiga in debug builds.
[no changelog]
2024-05-03 09:49:37 +02:00
matejcik
54c441a607 feat(core): enable Optiga logging in debug builds by default
[no changelog]
2024-05-03 09:49:37 +02:00
Andrew Kozlik
182a9b1ce8 refactor(core): Refactor Optiga macros.
[no changelog]
2024-05-03 09:49:37 +02:00
Andrew Kozlik
9a5e9b25c7 feat(core): Add Optiga command logging macro.
[no changelog]
2024-05-03 09:49:37 +02:00
tychovrahe
ab11afa442 fix(core): set proper VDD level for T3T1 boards
[no changelog]
2024-04-24 12:55:52 +02:00
tychovrahe
e5e40cf4a8 fix(core): ensure correctly programmed oem key option bytes
[no changelog]
2024-04-22 09:15:42 +02:00
tychovrahe
916dbdff9c fix(core): fix reboot to bootloader crash when display copying is in progress
[no changelog]
2024-04-18 10:50:46 +02:00
tychovrahe
457e5956c8 fix(core): fix sha256 calculation with hash processor
[no changelog]
2024-04-17 10:48:37 +02:00
tychovrahe
72146c2ae2 fix(core): fix display fatal error screen
[no changelog]
2024-04-11 19:16:23 +02:00
tychovrahe
1600759457 refactor(core): simplify secret.h api, hide platform differences
[no changelog]
2024-04-11 16:13:58 +02:00
tychovrahe
89c6590e45 feat(core/prodtest): add commands TOUCH VERSION and VARIANT READ
[no changelog]
2024-04-11 10:05:13 +02:00
tychovrahe
c8e18dd4d2 fix(core): slow down SDIO communication in T3T1 prodtest
[no changelog]
2024-04-11 09:54:28 +02:00
tychovrahe
a873a7064e chore(core): add comments to secret.h functions
[no changelog]
2024-04-08 21:41:30 +02:00
tychovrahe
8a18cfe0d4 feat(core): use U5 DHUK to encrypt optiga pairing secret in flash
[no changelog]
2024-04-08 21:41:30 +02:00
tychovrahe
e060ac68c5 feat(core): use U5 HW keys to additionally encrypt storage items
[no changelog]
2024-04-08 21:41:30 +02:00
tychovrahe
ed6aa48726 feat(core): use confidential section for confidential and sensitive data
[no changelog]
2024-04-05 18:54:30 +02:00
tychovrahe
ba741b81fd feat(core): use HSI as PLL source on T3T1
[no changelog]
2024-04-05 15:17:42 +02:00
tychovrahe
ba065c5b38 fix(core/prodtest): do not require sd detect pin for running SD card test
[no changelog]
2024-04-03 16:48:28 +02:00
Pavol Rusnak
4b189eb2cb fix(core): always zero-initialize structures in trezorhal
[no changelog]
2024-04-03 13:08:16 +02:00
tychovrahe
576ed7e04e chore(core): use SD hal driver from submodule
[no changelog]
2024-04-03 13:08:16 +02:00
tychovrahe
69ed626ca0 fix(core): slowdown i2c on u5 to 200kHz
[no changelog]
2024-04-03 11:01:35 +02:00
tychovrahe
89147ef493 refactor(core): improve flash api by introducing flash_area_write_data function
[no changelog]
2024-04-03 10:18:40 +02:00
tychovrahe
39cfa7087a fix(core): set proper GPIO speeds for T3T1
[no changelog]
2024-04-03 10:18:16 +02:00
tychovrahe
047c8a881b fix(core): fix order of loading BHK into SAES key register
[no changelog]
2024-03-28 13:02:17 +01:00
tychovrahe
a80959e50f feat(core): allow T3T1 to start without touch during testing
[no changelog]
2024-03-25 09:16:07 +01:00
tychovrahe
5e827e09c4 fix(core): fix haptic driver initialization
[no changelog]
2024-03-25 08:35:02 +01:00
obrusvit
54468abd89 feat(core/emu): handle arrow buttons as swipes
[no changelog]
2024-03-21 12:37:18 +01:00
tychovrahe
70a673fabc feat(core): use flash bursts for faster flashing
[no changelog]
2024-03-19 13:17:25 +01:00
tychovrahe
6e2f5ff27d fix(core): improve bhk handling on STM32U5
[no changelog]
2024-03-19 11:33:23 +01:00
tychovrahe
fb2868d297 fix(core): setup option bytes for STM32U5
[no changelog]
2024-03-19 11:33:23 +01:00
tychovrahe
4fe9294377 fix(core): fix prodtest mpu setting on U5 - allow read of MCU ID
[no changelog]
2024-03-18 19:50:54 +01:00
cepetr
ecd4465ab3 fix(core): fix mouse event processing in the simulator
[no changelog]
2024-03-17 14:04:33 +01:00
Martin Milata
ebb480ef29 fix(core): T3T1 emulator
[no changelog]
2024-03-12 20:55:23 +00:00
tychovrahe
e736d389f2 fix(core): fix backlight reinitialization with maximum value
[no changelog]
2024-03-05 16:51:23 +01:00
tychovrahe
8ccd2cb048 feat(core): add support for T3T1 rev. E HW
[no changelog]
2024-03-05 16:51:23 +01:00
tychovrahe
d69750fae4 refactor(core): do not use framebuffer dma copy in boardloader to safe flash space
[no changelog]
2024-02-29 23:40:17 +01:00
tychovrahe
f08bed363d refactor(core): extract framebuffer copy to separate bg_copy functionality
[no changelog]
2024-02-29 23:40:17 +01:00
tychovrahe
afefc17478 refactor(core): use internal framebuffer on T3T1 (with ST7789V display controller)
[no changelog]
2024-02-29 23:40:17 +01:00
tychovrahe
7c800f183f refactor(core): make translations blob handling HW agnostic
[no changelog]
2024-02-29 23:05:56 +01:00
tychovrahe
eb6796059c fix(core): fix st7789v driver compilation for other than T models
[no changelog]
2024-02-29 23:05:56 +01:00