arno/trezor-firmware
1
0
Fork 0
mirror of https://github.com/trezor/trezor-firmware.git synced 2024-11-18 13:38:12 +00:00
Code Issues Releases Wiki Activity

trezorhal: enable BOR level 3, PVD level 5, turn off display in PVD handler

Browse Source
This commit is contained in:
Pavol Rusnak 2017-11-07 18:06:42 +01:00
parent e4360a7296
commit d9574bf131
No known key found for this signature in database
GPG Key ID: 91F3B339B9A02A3D
2 changed files with 11 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
embed/boardloader/lowlevel.c
View File

@ -13,7 +13,7 @@
#define WANT_WRP_SECTORS (0)
#endif
#define WANT_BOR_LEVEL (OB_BOR_LEVEL2)
#define WANT_BOR_LEVEL (OB_BOR_LEVEL3)
// reference RM0090 section 3.9.10; SPRMOD is 0 meaning PCROP disabled.; DB1M is 0 because we use 2MB dual-bank; BFB2 is 0 allowing boot from flash;
#define FLASH_OPTCR_VALUE ( (((~WANT_WRP_SECTORS) << FLASH_OPTCR_nWRP_Pos) & FLASH_OPTCR_nWRP_Msk) | \
@ -120,12 +120,12 @@ void periph_init(void)
__HAL_RCC_GPIOD_CLK_ENABLE();
// enable the PVD (programmable voltage detector).
// select the "2.6V" threshold (level 4).
// select the "2.7V" threshold (level 5).
// this detector will be active regardless of the
// flash option byte BOR setting.
__HAL_RCC_PWR_CLK_ENABLE();
PWR_PVDTypeDef pvd_config;
pvd_config.PVDLevel = PWR_PVDLEVEL_4;
pvd_config.PVDLevel = PWR_PVDLEVEL_5;
pvd_config.Mode = PWR_PVD_MODE_IT_RISING_FALLING;
HAL_PWR_ConfigPVD(&pvd_config);
HAL_PWR_EnablePVD();

8
embed/trezorhal/stm32.c
View File

@ -51,3 +51,11 @@ void SysTick_Handler(void)
// 49.71 days = (0xffffffff / (24 * 60 * 60 * 1000))
uwTick++;
}
extern void shutdown(void);
void PVD_IRQHandler(void)
{
TIM1->CCR1 = 0; // turn off display backlight
shutdown();
}