cepetr
|
1f3e640dd9
|
feat(core): add display_init return value
[no changelog]
|
2025-01-14 07:52:15 +01:00 |
|
cepetr
|
27e37de695
|
fix(core): fix incorrect macro name
[no changelog]
|
2025-01-13 19:03:28 +01:00 |
|
Martin Milata
|
dadff32f39
|
build(core): use internal model names everywhere
TREZOR_MODEL=T and TREZOR_MODEL=R
no longer work, please use
TREZOR_MODEL=T2T1 and TREZOR_MODEL=T2B1
[no changelog]
|
2025-01-13 16:24:35 +01:00 |
|
tychovrahe
|
594445c1f9
|
fix(core): TS5 - wait for frame to appear on display before raising backlight
[no changelog]
|
2025-01-02 11:41:33 +01:00 |
|
tychovrahe
|
dac6c17f73
|
refactor(core): extract framebuffer queue for reuse
[no changelog]
|
2024-12-13 17:24:03 +01:00 |
|
tychovrahe
|
40c5426717
|
fix(core): fix MPU kernel sram setting for STM32U5G
[no changelog]
|
2024-11-20 11:17:35 +01:00 |
|
cepetr
|
089db2cadf
|
refactor(core): restructure embed folder
[no changelog]
|
2024-11-18 09:41:02 +01:00 |
|