5 Commits

Author	SHA1	Message	Date
tychovrahe	40c5426717	fix(core): fix MPU kernel sram setting for STM32U5G ... [no changelog]	2024-11-20 11:17:35 +01:00
tychovrahe	b4c95f4c16	fix(core): fix systick frequency computation by utilizing HSE_VALUE properly ... [no changelog]	2024-11-20 11:17:35 +01:00
tychovrahe	2da2826020	feat(core): add RGB LED syscalls ... [no changelog]	2024-11-20 11:17:35 +01:00
tychovrahe	bbf97c7141	fix(core): fix clock setting on U5 for 32 MHz HSE ... [no changelog]	2024-11-20 11:17:35 +01:00
cepetr	089db2cadf	refactor(core): restructure embed folder ... [no changelog]	2024-11-18 09:41:02 +01:00