arno/trezor-firmware
1
0
Fork 0
mirror of https://github.com/trezor/trezor-firmware.git synced 2024-12-23 06:48:16 +00:00
Code Issues Releases Wiki Activity

fix(embed/core): fix stack protection on STM32U5

Browse Source 
[no changelog]
This commit is contained in:
cepetr 2024-08-20 08:53:22 +02:00 committed by cepetr
parent 0b93d0d848
commit 5210d2fa50
6 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
core/embed/boardloader/startup_stm32u5.s
View File

@ -7,7 +7,7 @@
reset_handler:
// set the stack protection
ldr r0, =_sstack
add r0, r0, #16 // padding
add r0, r0, #128 // safety margin for the exception frame
msr MSPLIM, r0
bl SystemInit

2
core/embed/bootloader/startup_stm32u5.s
View File

@ -7,7 +7,7 @@
reset_handler:
// set the stack protection
ldr r0, =_sstack
add r0, r0, #16 // padding
add r0, r0, #128 // safety margin for the exception frame
msr MSPLIM, r0
// setup environment for subsequent stage of code

2
core/embed/bootloader_ci/startup_stm32u5.s
View File

@ -7,7 +7,7 @@
reset_handler:
// set the stack protection
ldr r0, =_sstack
add r0, r0, #16 // padding
add r0, r0, #128 // safety margin for the exception frame
msr MSPLIM, r0
// setup environment for subsequent stage of code

2
core/embed/firmware/startup_stm32u5.S
View File

@ -7,7 +7,7 @@
reset_handler:
// set the stack protection
ldr r0, =_sstack
add r0, r0, #16 // padding
add r0, r0, #128 // safety margin for the exception frame
msr MSPLIM, r0
// setup environment for subsequent stage of code

2
core/embed/prodtest/startup_stm32u5.s
View File

@ -7,7 +7,7 @@
reset_handler:
// set the stack protection
ldr r0, =_sstack
add r0, r0, #16 // padding
add r0, r0, #128 // safety margin for the exception frame
msr MSPLIM, r0
// setup environment for subsequent stage of code

2
core/embed/reflash/startup_stm32u5.s
View File

@ -7,7 +7,7 @@
reset_handler:
// set the stack protection
ldr r0, =_sstack
add r0, r0, #16 // padding
add r0, r0, #128 // safety margin for the exception frame
msr MSPLIM, r0
// setup environment for subsequent stage of code