1
0
mirror of https://github.com/trezor/trezor-firmware.git synced 2024-12-16 19:38:09 +00:00
trezor-firmware/embed/firmware/memory0.ld

69 lines
1.7 KiB
Plaintext
Raw Normal View History

2017-10-09 15:45:45 +00:00
/* TREZORv2 firmware0 linker script */
2017-10-09 15:45:45 +00:00
ENTRY(reset_handler)
2017-10-09 15:45:45 +00:00
MEMORY {
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 1024K
CCMRAM (wal) : ORIGIN = 0x10000000, LENGTH = 64K
SRAM (wal) : ORIGIN = 0x20000000, LENGTH = 128K
}
2017-10-09 15:45:45 +00:00
main_stack_base = ORIGIN(SRAM) + LENGTH(SRAM); /* 8-byte aligned full descending stack */
_estack = main_stack_base;
2017-10-09 15:45:45 +00:00
/* used by the startup code to populate variables used by the C code */
data_lma = LOADADDR(.data);
data_vma = ADDR(.data);
data_size = SIZEOF(.data);
2017-10-09 15:45:45 +00:00
/* used by the startup code to wipe memory */
ccmram_start = ORIGIN(CCMRAM);
ccmram_end = ORIGIN(CCMRAM) + LENGTH(CCMRAM);
2017-10-09 15:45:45 +00:00
/* used by the startup code to wipe memory */
sram_start = ORIGIN(SRAM);
sram_end = ORIGIN(SRAM) + LENGTH(SRAM);
_ram_start = sram_start;
_ram_end = sram_end;
2017-10-09 15:45:45 +00:00
_codelen = SIZEOF(.flash) + SIZEOF(.data);
_flash_start = ORIGIN(FLASH);
_flash_end = ORIGIN(FLASH) + LENGTH(FLASH);
_heap_start = ADDR(.heap);
_heap_end = ADDR(.heap) + SIZEOF(.heap);
2017-10-09 15:45:45 +00:00
SECTIONS {
.header : ALIGN(4) {
KEEP(*(.vendorheader))
KEEP(*(.header));
} >FLASH AT>FLASH
2017-10-09 15:45:45 +00:00
.flash : ALIGN(512) {
KEEP(*(.vector_table));
. = ALIGN(4);
*(.text*);
. = ALIGN(4);
*(.rodata*);
. = ALIGN(512);
} >FLASH AT>FLASH
2017-10-09 15:45:45 +00:00
.data : ALIGN(4) {
*(.data*);
. = ALIGN(512);
} >SRAM AT>FLASH
2017-10-09 15:45:45 +00:00
.bss : ALIGN(4) {
*(.bss*);
. = ALIGN(4);
} >SRAM
2017-10-09 15:45:45 +00:00
.heap : ALIGN(4) {
. = 37K; /* this acts as a build time assertion that at least this much memory is available for heap use */
. = ABSOLUTE(sram_end - 16K); /* this explicitly sets the end of the heap effectively giving the stack at most 16K */
} >SRAM
2017-10-09 15:45:45 +00:00
.stack : ALIGN(8) {
. = 4K; /* this acts as a build time assertion that at least this much memory is available for stack use */
} >SRAM
}