.. |
amx
|
Added support for Intel AMX-COMPLEX instructions.
|
2023-04-05 09:45:07 +03:00 |
apx
|
Improve bddisasm and bdshemu test scripts.
|
2024-09-16 12:47:03 +03:00 |
avx
|
Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE.
|
2023-07-21 09:38:49 +03:00 |
avx10
|
Improve bddisasm and bdshemu test scripts.
|
2024-09-16 12:47:03 +03:00 |
avx512
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
basic
|
Improve bddisasm and bdshemu test scripts.
|
2024-09-16 12:47:03 +03:00 |
cet
|
https://github.com/bitdefender/bddisasm/issues/87 - Fixed CALL instruction access for rIP operand - it must include read access, as the instruction pointer is saved on the stack.
|
2024-02-26 20:53:42 +02:00 |
cmpccxadd
|
BDDISASM v2.1.0 release - please consult the CHANGELOG for details about the modifications.
|
2024-02-20 13:39:22 +02:00 |
fred
|
BDDISASM v2.1.0 release - please consult the CHANGELOG for details about the modifications.
|
2024-02-20 13:39:22 +02:00 |
kl
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
msr
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
prefetchit
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
rao-int
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
sha512
|
Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE.
|
2023-07-21 09:38:49 +03:00 |
simd
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
sm
|
Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE.
|
2023-07-21 09:38:49 +03:00 |
special
|
Improve bddisasm and bdshemu test scripts.
|
2024-09-16 12:47:03 +03:00 |
tdx
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
tse
|
Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE.
|
2023-07-21 09:38:49 +03:00 |
uintr
|
Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
|
2022-10-04 12:22:59 +03:00 |
usermsr
|
BDDISASM v2.1.0 release - please consult the CHANGELOG for details about the modifications.
|
2024-02-20 13:39:22 +02:00 |