mirror of
https://github.com/bitdefender/bddisasm.git
synced 2024-12-22 22:18:09 +00:00
76d92e73c2
- Add support for AVX512-FP16 instructions, as per https://software.intel.com/content/www/us/en/develop/download/intel-avx512-fp16-architecture-specification.html - Bug fix: zeroing with no masking is not supported, so return an error if we encounter such encodings - Bug fix: ignore VEX/EVEX.W field outside 64 bit mode for some instructions - Several other minor fixes and improvements
93 lines
3.9 KiB
NASM
93 lines
3.9 KiB
NASM
bits 64
|
|
|
|
vpmadd52huq xmm2, xmm7, xmm0
|
|
vpmadd52huq xmm2, xmm7, [rbx]
|
|
vpmadd52huq xmm2, xmm7, [rbx]{1to2}
|
|
vpmadd52huq xmm2, xmm7, [rbx+r11*8+256]
|
|
vpmadd52huq xmm2, xmm7, [rbx+r11*8-256]
|
|
vpmadd52huq xmm2{k5}, xmm7, xmm0
|
|
vpmadd52huq xmm2{k5}, xmm7, [rbx]
|
|
vpmadd52huq xmm2{k5}, xmm7, [rbx]{1to2}
|
|
vpmadd52huq xmm2{k5}, xmm7, [rbx+r11*8+256]
|
|
vpmadd52huq xmm2{k5}, xmm7, [rbx+r11*8-256]
|
|
vpmadd52huq xmm2{k5}{z}, xmm7, xmm0
|
|
vpmadd52huq xmm2{k5}{z}, xmm7, [rbx]
|
|
vpmadd52huq xmm2{k5}{z}, xmm7, [rbx]{1to2}
|
|
vpmadd52huq xmm2{k5}{z}, xmm7, [rbx+r11*8+256]
|
|
vpmadd52huq xmm2{k5}{z}, xmm7, [rbx+r11*8-256]
|
|
vpmadd52huq ymm16, ymm13, ymm15
|
|
vpmadd52huq ymm16, ymm13, [rbx]
|
|
vpmadd52huq ymm16, ymm13, [rbx]{1to4}
|
|
vpmadd52huq ymm16, ymm13, [rbx+r11*8+256]
|
|
vpmadd52huq ymm16, ymm13, [rbx+r11*8-256]
|
|
vpmadd52huq ymm16{k5}, ymm13, ymm15
|
|
vpmadd52huq ymm16{k5}, ymm13, [rbx]
|
|
vpmadd52huq ymm16{k5}, ymm13, [rbx]{1to4}
|
|
vpmadd52huq ymm16{k5}, ymm13, [rbx+r11*8+256]
|
|
vpmadd52huq ymm16{k5}, ymm13, [rbx+r11*8-256]
|
|
vpmadd52huq ymm16{k5}{z}, ymm13, ymm15
|
|
vpmadd52huq ymm16{k5}{z}, ymm13, [rbx]
|
|
vpmadd52huq ymm16{k5}{z}, ymm13, [rbx]{1to4}
|
|
vpmadd52huq ymm16{k5}{z}, ymm13, [rbx+r11*8+256]
|
|
vpmadd52huq ymm16{k5}{z}, ymm13, [rbx+r11*8-256]
|
|
vpmadd52huq zmm24, zmm24, zmm31
|
|
vpmadd52huq zmm24, zmm24, [rbx]
|
|
vpmadd52huq zmm24, zmm24, [rbx]{1to8}
|
|
vpmadd52huq zmm24, zmm24, [rbx+r11*8+256]
|
|
vpmadd52huq zmm24, zmm24, [rbx+r11*8-256]
|
|
vpmadd52huq zmm24{k5}, zmm24, zmm31
|
|
vpmadd52huq zmm24{k5}, zmm24, [rbx]
|
|
vpmadd52huq zmm24{k5}, zmm24, [rbx]{1to8}
|
|
vpmadd52huq zmm24{k5}, zmm24, [rbx+r11*8+256]
|
|
vpmadd52huq zmm24{k5}, zmm24, [rbx+r11*8-256]
|
|
vpmadd52huq zmm24{k5}{z}, zmm24, zmm31
|
|
vpmadd52huq zmm24{k5}{z}, zmm24, [rbx]
|
|
vpmadd52huq zmm24{k5}{z}, zmm24, [rbx]{1to8}
|
|
vpmadd52huq zmm24{k5}{z}, zmm24, [rbx+r11*8+256]
|
|
vpmadd52huq zmm24{k5}{z}, zmm24, [rbx+r11*8-256]
|
|
vpmadd52luq xmm2, xmm7, xmm0
|
|
vpmadd52luq xmm2, xmm7, [rbx]
|
|
vpmadd52luq xmm2, xmm7, [rbx]{1to2}
|
|
vpmadd52luq xmm2, xmm7, [rbx+r11*8+256]
|
|
vpmadd52luq xmm2, xmm7, [rbx+r11*8-256]
|
|
vpmadd52luq xmm2{k5}, xmm7, xmm0
|
|
vpmadd52luq xmm2{k5}, xmm7, [rbx]
|
|
vpmadd52luq xmm2{k5}, xmm7, [rbx]{1to2}
|
|
vpmadd52luq xmm2{k5}, xmm7, [rbx+r11*8+256]
|
|
vpmadd52luq xmm2{k5}, xmm7, [rbx+r11*8-256]
|
|
vpmadd52luq xmm2{k5}{z}, xmm7, xmm0
|
|
vpmadd52luq xmm2{k5}{z}, xmm7, [rbx]
|
|
vpmadd52luq xmm2{k5}{z}, xmm7, [rbx]{1to2}
|
|
vpmadd52luq xmm2{k5}{z}, xmm7, [rbx+r11*8+256]
|
|
vpmadd52luq xmm2{k5}{z}, xmm7, [rbx+r11*8-256]
|
|
vpmadd52luq ymm16, ymm13, ymm15
|
|
vpmadd52luq ymm16, ymm13, [rbx]
|
|
vpmadd52luq ymm16, ymm13, [rbx]{1to4}
|
|
vpmadd52luq ymm16, ymm13, [rbx+r11*8+256]
|
|
vpmadd52luq ymm16, ymm13, [rbx+r11*8-256]
|
|
vpmadd52luq ymm16{k5}, ymm13, ymm15
|
|
vpmadd52luq ymm16{k5}, ymm13, [rbx]
|
|
vpmadd52luq ymm16{k5}, ymm13, [rbx]{1to4}
|
|
vpmadd52luq ymm16{k5}, ymm13, [rbx+r11*8+256]
|
|
vpmadd52luq ymm16{k5}, ymm13, [rbx+r11*8-256]
|
|
vpmadd52luq ymm16{k5}{z}, ymm13, ymm15
|
|
vpmadd52luq ymm16{k5}{z}, ymm13, [rbx]
|
|
vpmadd52luq ymm16{k5}{z}, ymm13, [rbx]{1to4}
|
|
vpmadd52luq ymm16{k5}{z}, ymm13, [rbx+r11*8+256]
|
|
vpmadd52luq ymm16{k5}{z}, ymm13, [rbx+r11*8-256]
|
|
vpmadd52luq zmm24, zmm24, zmm31
|
|
vpmadd52luq zmm24, zmm24, [rbx]
|
|
vpmadd52luq zmm24, zmm24, [rbx]{1to8}
|
|
vpmadd52luq zmm24, zmm24, [rbx+r11*8+256]
|
|
vpmadd52luq zmm24, zmm24, [rbx+r11*8-256]
|
|
vpmadd52luq zmm24{k5}, zmm24, zmm31
|
|
vpmadd52luq zmm24{k5}, zmm24, [rbx]
|
|
vpmadd52luq zmm24{k5}, zmm24, [rbx]{1to8}
|
|
vpmadd52luq zmm24{k5}, zmm24, [rbx+r11*8+256]
|
|
vpmadd52luq zmm24{k5}, zmm24, [rbx+r11*8-256]
|
|
vpmadd52luq zmm24{k5}{z}, zmm24, zmm31
|
|
vpmadd52luq zmm24{k5}{z}, zmm24, [rbx]
|
|
vpmadd52luq zmm24{k5}{z}, zmm24, [rbx]{1to8}
|
|
vpmadd52luq zmm24{k5}{z}, zmm24, [rbx+r11*8+256]
|
|
vpmadd52luq zmm24{k5}{z}, zmm24, [rbx+r11*8-256]
|