mirror of
https://github.com/bitdefender/bddisasm.git
synced 2024-11-24 08:28:07 +00:00
76d92e73c2
- Add support for AVX512-FP16 instructions, as per https://software.intel.com/content/www/us/en/develop/download/intel-avx512-fp16-architecture-specification.html - Bug fix: zeroing with no masking is not supported, so return an error if we encounter such encodings - Bug fix: ignore VEX/EVEX.W field outside 64 bit mode for some instructions - Several other minor fixes and improvements
99 lines
3.4 KiB
NASM
99 lines
3.4 KiB
NASM
bits 64
|
|
|
|
vpopcntb xmm2, xmm0
|
|
vpopcntb xmm2, [rbx]
|
|
vpopcntb xmm2, [rbx+r11*8+256]
|
|
vpopcntb xmm2, [rbx+r11*8-256]
|
|
vpopcntb xmm2{k5}, xmm0
|
|
vpopcntb xmm2{k5}, [rbx]
|
|
vpopcntb xmm2{k5}, [rbx+r11*8+256]
|
|
vpopcntb xmm2{k5}, [rbx+r11*8-256]
|
|
vpopcntb xmm2{k5}{z}, xmm0
|
|
vpopcntb xmm2{k5}{z}, [rbx]
|
|
vpopcntb xmm2{k5}{z}, [rbx+r11*8+256]
|
|
vpopcntb xmm2{k5}{z}, [rbx+r11*8-256]
|
|
vpopcntb ymm16, ymm15
|
|
vpopcntb ymm16, [rbx]
|
|
vpopcntb ymm16, [rbx+r11*8+256]
|
|
vpopcntb ymm16, [rbx+r11*8-256]
|
|
vpopcntb ymm16{k5}, ymm15
|
|
vpopcntb ymm16{k5}, [rbx]
|
|
vpopcntb ymm16{k5}, [rbx+r11*8+256]
|
|
vpopcntb ymm16{k5}, [rbx+r11*8-256]
|
|
vpopcntb ymm16{k5}{z}, ymm15
|
|
vpopcntb ymm16{k5}{z}, [rbx]
|
|
vpopcntb ymm16{k5}{z}, [rbx+r11*8+256]
|
|
vpopcntb ymm16{k5}{z}, [rbx+r11*8-256]
|
|
vpopcntb zmm24, zmm31
|
|
vpopcntb zmm24, [rbx]
|
|
vpopcntb zmm24, [rbx+r11*8+256]
|
|
vpopcntb zmm24, [rbx+r11*8-256]
|
|
vpopcntb zmm24{k5}, zmm31
|
|
vpopcntb zmm24{k5}, [rbx]
|
|
vpopcntb zmm24{k5}, [rbx+r11*8+256]
|
|
vpopcntb zmm24{k5}, [rbx+r11*8-256]
|
|
vpopcntb zmm24{k5}{z}, zmm31
|
|
vpopcntb zmm24{k5}{z}, [rbx]
|
|
vpopcntb zmm24{k5}{z}, [rbx+r11*8+256]
|
|
vpopcntb zmm24{k5}{z}, [rbx+r11*8-256]
|
|
vpopcntw xmm2, xmm0
|
|
vpopcntw xmm2, [rbx]
|
|
vpopcntw xmm2, [rbx+r11*8+256]
|
|
vpopcntw xmm2, [rbx+r11*8-256]
|
|
vpopcntw xmm2{k5}, xmm0
|
|
vpopcntw xmm2{k5}, [rbx]
|
|
vpopcntw xmm2{k5}, [rbx+r11*8+256]
|
|
vpopcntw xmm2{k5}, [rbx+r11*8-256]
|
|
vpopcntw xmm2{k5}{z}, xmm0
|
|
vpopcntw xmm2{k5}{z}, [rbx]
|
|
vpopcntw xmm2{k5}{z}, [rbx+r11*8+256]
|
|
vpopcntw xmm2{k5}{z}, [rbx+r11*8-256]
|
|
vpopcntw ymm16, ymm15
|
|
vpopcntw ymm16, [rbx]
|
|
vpopcntw ymm16, [rbx+r11*8+256]
|
|
vpopcntw ymm16, [rbx+r11*8-256]
|
|
vpopcntw ymm16{k5}, ymm15
|
|
vpopcntw ymm16{k5}, [rbx]
|
|
vpopcntw ymm16{k5}, [rbx+r11*8+256]
|
|
vpopcntw ymm16{k5}, [rbx+r11*8-256]
|
|
vpopcntw ymm16{k5}{z}, ymm15
|
|
vpopcntw ymm16{k5}{z}, [rbx]
|
|
vpopcntw ymm16{k5}{z}, [rbx+r11*8+256]
|
|
vpopcntw ymm16{k5}{z}, [rbx+r11*8-256]
|
|
vpopcntw zmm24, zmm31
|
|
vpopcntw zmm24, [rbx]
|
|
vpopcntw zmm24, [rbx+r11*8+256]
|
|
vpopcntw zmm24, [rbx+r11*8-256]
|
|
vpopcntw zmm24{k5}, zmm31
|
|
vpopcntw zmm24{k5}, [rbx]
|
|
vpopcntw zmm24{k5}, [rbx+r11*8+256]
|
|
vpopcntw zmm24{k5}, [rbx+r11*8-256]
|
|
vpopcntw zmm24{k5}{z}, zmm31
|
|
vpopcntw zmm24{k5}{z}, [rbx]
|
|
vpopcntw zmm24{k5}{z}, [rbx+r11*8+256]
|
|
vpopcntw zmm24{k5}{z}, [rbx+r11*8-256]
|
|
vpshufbitqmb k3, xmm7, xmm0
|
|
vpshufbitqmb k3, xmm7, [rbx]
|
|
vpshufbitqmb k3, xmm7, [rbx+r11*8+256]
|
|
vpshufbitqmb k3, xmm7, [rbx+r11*8-256]
|
|
vpshufbitqmb k3, ymm13, ymm15
|
|
vpshufbitqmb k3, ymm13, [rbx]
|
|
vpshufbitqmb k3, ymm13, [rbx+r11*8+256]
|
|
vpshufbitqmb k3, ymm13, [rbx+r11*8-256]
|
|
vpshufbitqmb k3, zmm24, zmm31
|
|
vpshufbitqmb k3, zmm24, [rbx]
|
|
vpshufbitqmb k3, zmm24, [rbx+r11*8+256]
|
|
vpshufbitqmb k3, zmm24, [rbx+r11*8-256]
|
|
vpshufbitqmb k3{k5}, xmm7, xmm0
|
|
vpshufbitqmb k3{k5}, xmm7, [rbx]
|
|
vpshufbitqmb k3{k5}, xmm7, [rbx+r11*8+256]
|
|
vpshufbitqmb k3{k5}, xmm7, [rbx+r11*8-256]
|
|
vpshufbitqmb k3{k5}, ymm13, ymm15
|
|
vpshufbitqmb k3{k5}, ymm13, [rbx]
|
|
vpshufbitqmb k3{k5}, ymm13, [rbx+r11*8+256]
|
|
vpshufbitqmb k3{k5}, ymm13, [rbx+r11*8-256]
|
|
vpshufbitqmb k3{k5}, zmm24, zmm31
|
|
vpshufbitqmb k3{k5}, zmm24, [rbx]
|
|
vpshufbitqmb k3{k5}, zmm24, [rbx+r11*8+256]
|
|
vpshufbitqmb k3{k5}, zmm24, [rbx+r11*8-256]
|