mirror of
https://github.com/bitdefender/bddisasm.git
synced 2025-07-01 12:52:35 +00:00
Compare commits
3 Commits
ee6cdd6cb6
...
d16f1d8ba3
Author | SHA1 | Date | |
---|---|---|---|
![]() |
d16f1d8ba3 | ||
![]() |
3beaac8ae2 | ||
![]() |
124521beb5 |
@ -2,6 +2,7 @@ cmake_minimum_required(VERSION 3.16)
|
|||||||
|
|
||||||
option(BDD_INCLUDE_TOOL "Include the disasmtool executable" ON)
|
option(BDD_INCLUDE_TOOL "Include the disasmtool executable" ON)
|
||||||
option(BDD_INCLUDE_ISAGENERATOR "Include the isagenerator target (if a python interpreter is found)" ON)
|
option(BDD_INCLUDE_ISAGENERATOR "Include the isagenerator target (if a python interpreter is found)" ON)
|
||||||
|
option(BDD_INCLUDE_FUZZERS "Include the bdshemu fuzzer" OFF)
|
||||||
option(BDD_USE_EXTERNAL_VSNPRINTF "Expect nd_vsnprintf_s implementation from the integrator" OFF)
|
option(BDD_USE_EXTERNAL_VSNPRINTF "Expect nd_vsnprintf_s implementation from the integrator" OFF)
|
||||||
option(BDD_USE_EXTERNAL_MEMSET "Expect nd_memset implementation from the integrator" OFF)
|
option(BDD_USE_EXTERNAL_MEMSET "Expect nd_memset implementation from the integrator" OFF)
|
||||||
|
|
||||||
@ -54,9 +55,7 @@ else ()
|
|||||||
-Wno-unused-function
|
-Wno-unused-function
|
||||||
-Wno-multichar
|
-Wno-multichar
|
||||||
-Wno-incompatible-pointer-types
|
-Wno-incompatible-pointer-types
|
||||||
-Wno-discarded-qualifiers
|
|
||||||
-Wnull-dereference
|
-Wnull-dereference
|
||||||
-Wduplicated-cond
|
|
||||||
-Werror=format-security
|
-Werror=format-security
|
||||||
-Werror=implicit-function-declaration
|
-Werror=implicit-function-declaration
|
||||||
-pipe
|
-pipe
|
||||||
@ -70,6 +69,12 @@ else ()
|
|||||||
-gdwarf-4
|
-gdwarf-4
|
||||||
-grecord-gcc-switches
|
-grecord-gcc-switches
|
||||||
-march=westmere)
|
-march=westmere)
|
||||||
|
|
||||||
|
if (CMAKE_C_COMPILER_ID STREQUAL "GNU")
|
||||||
|
list(APPEND BDDISASM_COMMON_COMPILE_OPTIONS
|
||||||
|
-Wduplicated-cond
|
||||||
|
-Wno-discarded-qualifiers)
|
||||||
|
endif ()
|
||||||
endif ()
|
endif ()
|
||||||
|
|
||||||
set(BDDISASM_PUBLIC_HEADERS
|
set(BDDISASM_PUBLIC_HEADERS
|
||||||
@ -200,6 +205,11 @@ if ((${CMAKE_PROJECT_NAME} STREQUAL ${PROJECT_NAME}) AND BDD_INCLUDE_ISAGENERATO
|
|||||||
add_subdirectory(isagenerator)
|
add_subdirectory(isagenerator)
|
||||||
endif ()
|
endif ()
|
||||||
|
|
||||||
|
# If this is the master project (and if the user requested it) add the fuzzer.
|
||||||
|
if ((${CMAKE_PROJECT_NAME} STREQUAL ${PROJECT_NAME}) AND BDD_INCLUDE_FUZZERS)
|
||||||
|
add_subdirectory(bdshemu_fuzz)
|
||||||
|
endif ()
|
||||||
|
|
||||||
# If this is the master project add install and package targets.
|
# If this is the master project add install and package targets.
|
||||||
if (${CMAKE_PROJECT_NAME} STREQUAL ${PROJECT_NAME})
|
if (${CMAKE_PROJECT_NAME} STREQUAL ${PROJECT_NAME})
|
||||||
set(BDDISASM_INSTALL_CMAKEDIR
|
set(BDDISASM_INSTALL_CMAKEDIR
|
||||||
|
File diff suppressed because it is too large
Load Diff
@ -10,7 +10,7 @@
|
|||||||
#ifndef MNEMONICS_H
|
#ifndef MNEMONICS_H
|
||||||
#define MNEMONICS_H
|
#define MNEMONICS_H
|
||||||
|
|
||||||
const char *gMnemonics[1734] =
|
const char *gMnemonics[1736] =
|
||||||
{
|
{
|
||||||
"AAA", "AAD", "AADD", "AAM", "AAND", "AAS", "ADC", "ADCX", "ADD",
|
"AAA", "AAD", "AADD", "AAM", "AAND", "AAS", "ADC", "ADCX", "ADD",
|
||||||
"ADDPD", "ADDPS", "ADDSD", "ADDSS", "ADDSUBPD", "ADDSUBPS", "ADOX",
|
"ADDPD", "ADDPS", "ADDSD", "ADDSS", "ADDSUBPD", "ADDSUBPS", "ADOX",
|
||||||
@ -133,12 +133,12 @@ const char *gMnemonics[1734] =
|
|||||||
"STC", "STD", "STGI", "STI", "STMXCSR", "STOSB", "STOSD", "STOSQ",
|
"STC", "STD", "STGI", "STI", "STMXCSR", "STOSB", "STOSD", "STOSQ",
|
||||||
"STOSW", "STR", "STTILECFG", "STUI", "SUB", "SUBPD", "SUBPS",
|
"STOSW", "STR", "STTILECFG", "STUI", "SUB", "SUBPD", "SUBPS",
|
||||||
"SUBSD", "SUBSS", "SVDC", "SVLDT", "SVTS", "SWAPGS", "SYSCALL",
|
"SUBSD", "SUBSS", "SVDC", "SVLDT", "SVTS", "SWAPGS", "SYSCALL",
|
||||||
"SYSENTER", "SYSEXIT", "SYSRET", "T1MSKC", "TDCALL", "TDPBF16PS",
|
"SYSENTER", "SYSEXIT", "SYSRET", "T1MSKC", "TCMMIMFP16PS", "TCMMRLFP16PS",
|
||||||
"TDPBSSD", "TDPBSUD", "TDPBUSD", "TDPBUUD", "TDPFP16PS", "TEST",
|
"TDCALL", "TDPBF16PS", "TDPBSSD", "TDPBSUD", "TDPBUSD", "TDPBUUD",
|
||||||
"TESTUI", "TILELOADD", "TILELOADDT1", "TILERELEASE", "TILESTORED",
|
"TDPFP16PS", "TEST", "TESTUI", "TILELOADD", "TILELOADDT1", "TILERELEASE",
|
||||||
"TILEZERO", "TLBSYNC", "TPAUSE", "TZCNT", "TZMSK", "UCOMISD",
|
"TILESTORED", "TILEZERO", "TLBSYNC", "TPAUSE", "TZCNT", "TZMSK",
|
||||||
"UCOMISS", "UD0", "UD1", "UD2", "UIRET", "UMONITOR", "UMWAIT",
|
"UCOMISD", "UCOMISS", "UD0", "UD1", "UD2", "UIRET", "UMONITOR",
|
||||||
"UNPCKHPD", "UNPCKHPS", "UNPCKLPD", "UNPCKLPS", "V4FMADDPS",
|
"UMWAIT", "UNPCKHPD", "UNPCKHPS", "UNPCKLPD", "UNPCKLPS", "V4FMADDPS",
|
||||||
"V4FMADDSS", "V4FNMADDPS", "V4FNMADDSS", "VADDPD", "VADDPH",
|
"V4FMADDSS", "V4FNMADDPS", "V4FNMADDSS", "VADDPD", "VADDPH",
|
||||||
"VADDPS", "VADDSD", "VADDSH", "VADDSS", "VADDSUBPD", "VADDSUBPS",
|
"VADDPS", "VADDSD", "VADDSH", "VADDSS", "VADDSUBPD", "VADDSUBPS",
|
||||||
"VAESDEC", "VAESDECLAST", "VAESENC", "VAESENCLAST", "VAESIMC",
|
"VAESDEC", "VAESDECLAST", "VAESENC", "VAESENCLAST", "VAESIMC",
|
||||||
|
File diff suppressed because it is too large
Load Diff
@ -81,13 +81,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_F3_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2705]
|
(const void *)&gInstructions[2707]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2706]
|
(const void *)&gInstructions[2708]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_38_f6_mem_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_38_f6_mem_NP_auxiliary =
|
||||||
@ -1834,13 +1834,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_38_cb_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f5_mem_66_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f5_mem_66_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2707]
|
(const void *)&gInstructions[2709]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f5_mem_66_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f5_mem_66_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2708]
|
(const void *)&gInstructions[2710]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_38_f5_mem_66_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_38_f5_mem_66_auxiliary =
|
||||||
@ -3437,7 +3437,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_bc_None_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_bc_aF3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_bc_aF3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1383]
|
(const void *)&gInstructions[1385]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_bc_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_bc_auxiliary =
|
||||||
@ -3733,7 +3733,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_01_03_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_01_04_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_01_04_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1360]
|
(const void *)&gInstructions[1362]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_01_04_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_01_04_mprefix =
|
||||||
@ -3789,25 +3789,25 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_04_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1898]
|
(const void *)&gInstructions[1900]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_F2_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_F2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1899]
|
(const void *)&gInstructions[1901]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1912]
|
(const void *)&gInstructions[1914]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_01_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1913]
|
(const void *)&gInstructions[1915]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_03_01_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_03_01_mprefix =
|
||||||
@ -3824,19 +3824,19 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_03_01_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_02_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_02_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1911]
|
(const void *)&gInstructions[1913]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_00_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2026]
|
(const void *)&gInstructions[2028]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_03_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_03_03_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2027]
|
(const void *)&gInstructions[2029]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_RM gRootTable_root_0f_01_reg_03_modrmrm =
|
const ND_TABLE_MODRM_RM gRootTable_root_0f_01_reg_03_modrmrm =
|
||||||
@ -3909,7 +3909,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_00_F3_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_00_F2_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_00_F2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2761]
|
(const void *)&gInstructions[2763]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_00_mprefix =
|
||||||
@ -3932,7 +3932,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_07_F3_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_07_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_07_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2703]
|
(const void *)&gInstructions[2705]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_07_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_07_mprefix =
|
||||||
@ -3949,7 +3949,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_07_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_05_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_05_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1375]
|
(const void *)&gInstructions[1377]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_05_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_05_mprefix =
|
||||||
@ -3966,7 +3966,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_05_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_04_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_04_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1390]
|
(const void *)&gInstructions[1392]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_04_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_04_mprefix =
|
||||||
@ -3983,7 +3983,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_04_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_01_F2_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_05_01_F2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2743]
|
(const void *)&gInstructions[2745]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_01_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_05_01_mprefix =
|
||||||
@ -4102,7 +4102,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_07_07_F2_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_07_07_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_07_07_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1381]
|
(const void *)&gInstructions[1383]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_07_07_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_07_07_mprefix =
|
||||||
@ -4186,7 +4186,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_07_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_04_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_04_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1897]
|
(const void *)&gInstructions[1899]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_04_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_04_mprefix =
|
||||||
@ -4203,7 +4203,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_04_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_05_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_05_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2728]
|
(const void *)&gInstructions[2730]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_05_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_05_mprefix =
|
||||||
@ -4220,7 +4220,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_05_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_00_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_00_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2729]
|
(const void *)&gInstructions[2731]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_00_mprefix =
|
||||||
@ -4237,7 +4237,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_00_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_01_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_01_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2756]
|
(const void *)&gInstructions[2758]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_01_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_01_mprefix =
|
||||||
@ -4254,7 +4254,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_01_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_06_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_02_06_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2762]
|
(const void *)&gInstructions[2764]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_06_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_02_06_mprefix =
|
||||||
@ -4326,13 +4326,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_06_F2_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_06_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_06_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2701]
|
(const void *)&gInstructions[2703]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_06_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_06_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2702]
|
(const void *)&gInstructions[2704]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_06_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_06_mprefix =
|
||||||
@ -4349,7 +4349,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_06_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_01_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_01_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1895]
|
(const void *)&gInstructions[1897]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_01_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_01_mprefix =
|
||||||
@ -4366,7 +4366,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_01_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_02_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_02_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1910]
|
(const void *)&gInstructions[1912]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_02_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_02_mprefix =
|
||||||
@ -4383,7 +4383,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_02_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_03_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_03_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2025]
|
(const void *)&gInstructions[2027]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_03_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_03_mprefix =
|
||||||
@ -4400,7 +4400,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_03_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_04_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_01_reg_00_04_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2039]
|
(const void *)&gInstructions[2041]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_04_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_01_reg_00_04_mprefix =
|
||||||
@ -4762,13 +4762,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_06_66_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_06_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_06_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2752]
|
(const void *)&gInstructions[2754]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_06_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_06_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2753]
|
(const void *)&gInstructions[2755]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_mem_06_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_mem_06_NP_auxiliary =
|
||||||
@ -4899,13 +4899,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_04_F3_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_04_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_04_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2748]
|
(const void *)&gInstructions[2750]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_04_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_04_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2749]
|
(const void *)&gInstructions[2751]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_mem_04_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_mem_04_NP_auxiliary =
|
||||||
@ -4954,13 +4954,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_ae_mem_03_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_05_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_05_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2744]
|
(const void *)&gInstructions[2746]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_05_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_mem_05_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2745]
|
(const void *)&gInstructions[2747]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_mem_05_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_mem_05_NP_auxiliary =
|
||||||
@ -5057,19 +5057,19 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_NP_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1382]
|
(const void *)&gInstructions[1384]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1391]
|
(const void *)&gInstructions[1393]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_F2_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_06_F2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1392]
|
(const void *)&gInstructions[1394]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_ae_reg_06_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_ae_reg_06_mprefix =
|
||||||
@ -5184,7 +5184,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_ae_reg_07_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_02_F3_64_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_02_F3_64_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2698]
|
(const void *)&gInstructions[2700]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_reg_02_F3_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_reg_02_F3_auxiliary =
|
||||||
@ -5216,7 +5216,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_ae_reg_02_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_03_F3_64_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ae_reg_03_F3_64_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2699]
|
(const void *)&gInstructions[2701]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_reg_03_F3_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_ae_reg_03_F3_auxiliary =
|
||||||
@ -5448,19 +5448,19 @@ const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_01_auxiliary =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_06_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_06_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1896]
|
(const void *)&gInstructions[1898]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_06_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_06_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2022]
|
(const void *)&gInstructions[2024]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_06_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_06_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2040]
|
(const void *)&gInstructions[2042]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_06_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_06_mprefix =
|
||||||
@ -5477,7 +5477,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_06_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_07_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_07_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2023]
|
(const void *)&gInstructions[2025]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_07_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_07_mprefix =
|
||||||
@ -5494,13 +5494,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_07_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_03_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_03_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2746]
|
(const void *)&gInstructions[2748]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_03_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_03_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2747]
|
(const void *)&gInstructions[2749]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_03_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_03_NP_auxiliary =
|
||||||
@ -5532,13 +5532,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_03_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_04_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_04_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2750]
|
(const void *)&gInstructions[2752]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_04_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_04_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2751]
|
(const void *)&gInstructions[2753]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_04_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_04_NP_auxiliary =
|
||||||
@ -5570,13 +5570,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_c7_mem_04_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_05_NP_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_05_NP_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2754]
|
(const void *)&gInstructions[2756]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_05_NP_rexw_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c7_mem_05_NP_rexw_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2755]
|
(const void *)&gInstructions[2757]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_05_NP_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_c7_mem_05_NP_auxiliary =
|
||||||
@ -6275,7 +6275,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_78_None_F2_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_78_None_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_78_None_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2024]
|
(const void *)&gInstructions[2026]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_78_None_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_78_None_mprefix =
|
||||||
@ -6332,7 +6332,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_79_None_reg_F2_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_79_None_reg_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_79_None_reg_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2038]
|
(const void *)&gInstructions[2040]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_79_None_reg_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_79_None_reg_mprefix =
|
||||||
@ -6349,7 +6349,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_79_None_reg_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_79_None_mem_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_79_None_mem_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2038]
|
(const void *)&gInstructions[2040]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_79_None_mem_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_79_None_mem_mprefix =
|
||||||
@ -6426,7 +6426,7 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_37_None_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_37_cyrix_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_37_cyrix_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2704]
|
(const void *)&gInstructions[2706]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VENDOR gRootTable_root_0f_37_vendor =
|
const ND_TABLE_VENDOR gRootTable_root_0f_37_vendor =
|
||||||
@ -6630,13 +6630,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_mem_01_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_mem_04_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_mem_04_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1594]
|
(const void *)&gInstructions[1596]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_mem_05_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_mem_05_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1595]
|
(const void *)&gInstructions[1597]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_0f_00_mem_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_0f_00_mem_modrmreg =
|
||||||
@ -6704,13 +6704,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_reg_01_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_reg_04_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_reg_04_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1594]
|
(const void *)&gInstructions[1596]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_reg_05_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_00_reg_05_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1595]
|
(const void *)&gInstructions[1597]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_0f_00_reg_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_0f_00_reg_modrmreg =
|
||||||
@ -7086,7 +7086,7 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a6_reg_00_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a6_reg_01_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a6_reg_01_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2757]
|
(const void *)&gInstructions[2759]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a6_reg_01_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a6_reg_01_00_mprefix =
|
||||||
@ -7118,7 +7118,7 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a6_reg_01_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a6_reg_02_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a6_reg_02_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2758]
|
(const void *)&gInstructions[2760]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a6_reg_02_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a6_reg_02_00_mprefix =
|
||||||
@ -11056,13 +11056,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_0f_07_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_2e_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_2e_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1385]
|
(const void *)&gInstructions[1387]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_2e_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_2e_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1386]
|
(const void *)&gInstructions[1388]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_2e_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_2e_mprefix =
|
||||||
@ -11079,31 +11079,31 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_2e_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ff_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_ff_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1387]
|
(const void *)&gInstructions[1389]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_b9_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_b9_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1388]
|
(const void *)&gInstructions[1390]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_0b_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_0b_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1389]
|
(const void *)&gInstructions[1391]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_15_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_15_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1393]
|
(const void *)&gInstructions[1395]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_15_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_15_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1394]
|
(const void *)&gInstructions[1396]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_15_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_15_mprefix =
|
||||||
@ -11120,13 +11120,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_15_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_14_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_14_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1395]
|
(const void *)&gInstructions[1397]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_14_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_14_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1396]
|
(const void *)&gInstructions[1398]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_14_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_14_mprefix =
|
||||||
@ -11143,13 +11143,13 @@ const ND_TABLE_MPREFIX gRootTable_root_0f_14_mprefix =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_09_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_09_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2696]
|
(const void *)&gInstructions[2698]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_09_aF3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_09_aF3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2697]
|
(const void *)&gInstructions[2699]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_0f_09_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_09_auxiliary =
|
||||||
@ -11170,25 +11170,25 @@ const ND_TABLE_AUXILIARY gRootTable_root_0f_09_auxiliary =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_30_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_30_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2700]
|
(const void *)&gInstructions[2702]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c0_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c0_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2710]
|
(const void *)&gInstructions[2712]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c1_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_c1_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2711]
|
(const void *)&gInstructions[2713]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_02_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_02_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2723]
|
(const void *)&gInstructions[2725]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_02_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_02_00_mprefix =
|
||||||
@ -11220,7 +11220,7 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a7_reg_02_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_04_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_04_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2724]
|
(const void *)&gInstructions[2726]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_04_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_04_00_mprefix =
|
||||||
@ -11252,7 +11252,7 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a7_reg_04_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_03_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_03_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2725]
|
(const void *)&gInstructions[2727]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_03_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_03_00_mprefix =
|
||||||
@ -11284,7 +11284,7 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a7_reg_03_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_01_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_01_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2726]
|
(const void *)&gInstructions[2728]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_01_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_01_00_mprefix =
|
||||||
@ -11316,7 +11316,7 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a7_reg_01_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_05_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_05_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2727]
|
(const void *)&gInstructions[2729]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_05_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_05_00_mprefix =
|
||||||
@ -11348,13 +11348,13 @@ const ND_TABLE_MODRM_RM gRootTable_root_0f_a7_reg_05_modrmrm =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_00_00_None_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_00_00_None_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2759]
|
(const void *)&gInstructions[2761]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_00_00_F3_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_a7_reg_00_00_F3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2760]
|
(const void *)&gInstructions[2762]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_00_00_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_a7_reg_00_00_mprefix =
|
||||||
@ -11410,13 +11410,13 @@ const ND_TABLE_MODRM_MOD gRootTable_root_0f_a7_modrmmod =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_57_66_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_57_66_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2741]
|
(const void *)&gInstructions[2743]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_0f_57_NP_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_57_NP_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2742]
|
(const void *)&gInstructions[2744]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MPREFIX gRootTable_root_0f_57_mprefix =
|
const ND_TABLE_MPREFIX gRootTable_root_0f_57_mprefix =
|
||||||
@ -11786,7 +11786,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_80_05_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_80_06_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_06_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2737]
|
(const void *)&gInstructions[2739]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_80_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_80_modrmreg =
|
||||||
@ -11849,7 +11849,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_81_05_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_81_06_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_06_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2738]
|
(const void *)&gInstructions[2740]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_81_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_81_modrmreg =
|
||||||
@ -11912,7 +11912,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_82_05_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_82_06_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_06_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2739]
|
(const void *)&gInstructions[2741]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_82_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_82_modrmreg =
|
||||||
@ -11975,7 +11975,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_83_05_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_83_06_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_06_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2740]
|
(const void *)&gInstructions[2742]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_83_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_83_modrmreg =
|
||||||
@ -12599,13 +12599,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_f6_02_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_f6_00_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_f6_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1371]
|
(const void *)&gInstructions[1373]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_f6_01_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_f6_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1372]
|
(const void *)&gInstructions[1374]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_f6_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_f6_modrmreg =
|
||||||
@ -12662,13 +12662,13 @@ const ND_TABLE_INSTRUCTION gRootTable_root_f7_02_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_f7_00_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_f7_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1373]
|
(const void *)&gInstructions[1375]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_f7_01_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_f7_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1374]
|
(const void *)&gInstructions[1376]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gRootTable_root_f7_modrmreg =
|
const ND_TABLE_MODRM_REG gRootTable_root_f7_modrmreg =
|
||||||
@ -14830,7 +14830,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_c6_reg_00_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_c6_reg_07_00_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_c6_reg_07_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2709]
|
(const void *)&gInstructions[2711]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_RM gRootTable_root_c6_reg_07_modrmrm =
|
const ND_TABLE_MODRM_RM gRootTable_root_c6_reg_07_modrmrm =
|
||||||
@ -14902,7 +14902,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_c7_reg_00_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_c7_reg_07_00_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_c7_reg_07_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2712]
|
(const void *)&gInstructions[2714]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_RM gRootTable_root_c7_reg_07_modrmrm =
|
const ND_TABLE_MODRM_RM gRootTable_root_c7_reg_07_modrmrm =
|
||||||
@ -15080,7 +15080,7 @@ const ND_TABLE_INSTRUCTION gRootTable_root_90_aF3_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_90_rexb_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_90_rexb_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2715]
|
(const void *)&gInstructions[2717]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_AUXILIARY gRootTable_root_90_auxiliary =
|
const ND_TABLE_AUXILIARY gRootTable_root_90_auxiliary =
|
||||||
@ -16284,127 +16284,127 @@ const ND_TABLE_INSTRUCTION gRootTable_root_2d_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gRootTable_root_84_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_84_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1367]
|
(const void *)&gInstructions[1369]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_85_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_85_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1368]
|
(const void *)&gInstructions[1370]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_a8_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_a8_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1369]
|
(const void *)&gInstructions[1371]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_a9_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_a9_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1370]
|
(const void *)&gInstructions[1372]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_9b_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_9b_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2695]
|
(const void *)&gInstructions[2697]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_86_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_86_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2713]
|
(const void *)&gInstructions[2715]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_87_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_87_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2714]
|
(const void *)&gInstructions[2716]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_91_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_91_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2716]
|
(const void *)&gInstructions[2718]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_92_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_92_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2717]
|
(const void *)&gInstructions[2719]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_93_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_93_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2718]
|
(const void *)&gInstructions[2720]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_94_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_94_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2719]
|
(const void *)&gInstructions[2721]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_95_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_95_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2720]
|
(const void *)&gInstructions[2722]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_96_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_96_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2721]
|
(const void *)&gInstructions[2723]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_97_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_97_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2722]
|
(const void *)&gInstructions[2724]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_d7_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_d7_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2730]
|
(const void *)&gInstructions[2732]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_30_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_30_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2731]
|
(const void *)&gInstructions[2733]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_31_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_31_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2732]
|
(const void *)&gInstructions[2734]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_32_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_32_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2733]
|
(const void *)&gInstructions[2735]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_33_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_33_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2734]
|
(const void *)&gInstructions[2736]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_34_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_34_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2735]
|
(const void *)&gInstructions[2737]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gRootTable_root_35_leaf =
|
const ND_TABLE_INSTRUCTION gRootTable_root_35_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2736]
|
(const void *)&gInstructions[2738]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_OPCODE gRootTable_root_opcode =
|
const ND_TABLE_OPCODE gRootTable_root_opcode =
|
||||||
|
File diff suppressed because it is too large
Load Diff
@ -345,7 +345,7 @@ const ND_TABLE_INSTRUCTION gXopTable_root_09_01_07_leaf =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_01_04_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_01_04_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1384]
|
(const void *)&gInstructions[1386]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_MODRM_REG gXopTable_root_09_01_modrmreg =
|
const ND_TABLE_MODRM_REG gXopTable_root_09_01_modrmreg =
|
||||||
@ -429,127 +429,127 @@ const ND_TABLE_MODRM_MOD gXopTable_root_09_12_modrmmod =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_81_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_81_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1822]
|
(const void *)&gInstructions[1824]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_80_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_80_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1823]
|
(const void *)&gInstructions[1825]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_83_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_83_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1824]
|
(const void *)&gInstructions[1826]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_82_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_82_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[1825]
|
(const void *)&gInstructions[1827]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_c2_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_c2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2243]
|
(const void *)&gInstructions[2245]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_c3_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_c3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2244]
|
(const void *)&gInstructions[2246]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_c1_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_c1_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2245]
|
(const void *)&gInstructions[2247]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_cb_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_cb_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2247]
|
(const void *)&gInstructions[2249]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_d2_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_d2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2249]
|
(const void *)&gInstructions[2251]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_d3_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_d3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2250]
|
(const void *)&gInstructions[2252]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_d1_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_d1_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2251]
|
(const void *)&gInstructions[2253]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_db_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_db_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2252]
|
(const void *)&gInstructions[2254]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_d6_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_d6_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2253]
|
(const void *)&gInstructions[2255]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_d7_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_d7_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2254]
|
(const void *)&gInstructions[2256]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_c6_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_c6_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2256]
|
(const void *)&gInstructions[2258]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_c7_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_c7_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2257]
|
(const void *)&gInstructions[2259]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_e1_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_e1_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2259]
|
(const void *)&gInstructions[2261]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_e3_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_e3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2261]
|
(const void *)&gInstructions[2263]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_e2_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_e2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2264]
|
(const void *)&gInstructions[2266]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_90_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_90_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2428]
|
(const void *)&gInstructions[2430]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_90_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_90_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2429]
|
(const void *)&gInstructions[2431]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_90_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_90_w =
|
||||||
@ -564,13 +564,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_90_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_92_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_92_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2431]
|
(const void *)&gInstructions[2433]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_92_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_92_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2432]
|
(const void *)&gInstructions[2434]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_92_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_92_w =
|
||||||
@ -585,13 +585,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_92_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_93_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_93_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2434]
|
(const void *)&gInstructions[2436]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_93_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_93_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2435]
|
(const void *)&gInstructions[2437]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_93_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_93_w =
|
||||||
@ -606,13 +606,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_93_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_91_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_91_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2437]
|
(const void *)&gInstructions[2439]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_91_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_91_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2438]
|
(const void *)&gInstructions[2440]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_91_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_91_w =
|
||||||
@ -627,13 +627,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_91_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_98_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_98_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2445]
|
(const void *)&gInstructions[2447]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_98_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_98_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2446]
|
(const void *)&gInstructions[2448]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_98_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_98_w =
|
||||||
@ -648,13 +648,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_98_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_9a_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_9a_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2447]
|
(const void *)&gInstructions[2449]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_9a_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_9a_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2448]
|
(const void *)&gInstructions[2450]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_9a_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_9a_w =
|
||||||
@ -669,13 +669,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_9a_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_9b_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_9b_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2449]
|
(const void *)&gInstructions[2451]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_9b_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_9b_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2450]
|
(const void *)&gInstructions[2452]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_9b_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_9b_w =
|
||||||
@ -690,13 +690,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_9b_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_99_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_99_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2451]
|
(const void *)&gInstructions[2453]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_99_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_99_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2452]
|
(const void *)&gInstructions[2454]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_99_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_99_w =
|
||||||
@ -711,13 +711,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_99_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_94_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_94_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2453]
|
(const void *)&gInstructions[2455]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_94_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_94_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2454]
|
(const void *)&gInstructions[2456]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_94_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_94_w =
|
||||||
@ -732,13 +732,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_94_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_95_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_95_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2455]
|
(const void *)&gInstructions[2457]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_95_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_95_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2466]
|
(const void *)&gInstructions[2468]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_95_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_95_w =
|
||||||
@ -753,13 +753,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_95_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_96_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_96_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2456]
|
(const void *)&gInstructions[2458]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_96_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_96_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2457]
|
(const void *)&gInstructions[2459]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_96_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_96_w =
|
||||||
@ -774,13 +774,13 @@ const ND_TABLE_VEX_W gXopTable_root_09_96_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_97_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_97_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2464]
|
(const void *)&gInstructions[2466]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_09_97_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_09_97_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2465]
|
(const void *)&gInstructions[2467]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_09_97_w =
|
const ND_TABLE_VEX_W gXopTable_root_09_97_w =
|
||||||
@ -1058,13 +1058,13 @@ const ND_TABLE_OPCODE gXopTable_root_09_opcode =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_a2_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_a2_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2115]
|
(const void *)&gInstructions[2117]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_a2_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_a2_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2116]
|
(const void *)&gInstructions[2118]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_08_a2_w =
|
const ND_TABLE_VEX_W gXopTable_root_08_a2_w =
|
||||||
@ -1079,133 +1079,133 @@ const ND_TABLE_VEX_W gXopTable_root_08_a2_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_cc_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_cc_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2145]
|
(const void *)&gInstructions[2147]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_ce_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_ce_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2146]
|
(const void *)&gInstructions[2148]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_cf_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_cf_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2151]
|
(const void *)&gInstructions[2153]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_ec_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_ec_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2152]
|
(const void *)&gInstructions[2154]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_ee_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_ee_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2153]
|
(const void *)&gInstructions[2155]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_ef_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_ef_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2154]
|
(const void *)&gInstructions[2156]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_ed_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_ed_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2155]
|
(const void *)&gInstructions[2157]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_cd_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_cd_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2156]
|
(const void *)&gInstructions[2158]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_9e_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_9e_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2279]
|
(const void *)&gInstructions[2281]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_9f_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_9f_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2280]
|
(const void *)&gInstructions[2282]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_97_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_97_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2281]
|
(const void *)&gInstructions[2283]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_8e_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_8e_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2282]
|
(const void *)&gInstructions[2284]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_8f_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_8f_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2283]
|
(const void *)&gInstructions[2285]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_87_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_87_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2284]
|
(const void *)&gInstructions[2286]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_86_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_86_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2285]
|
(const void *)&gInstructions[2287]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_85_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_85_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2286]
|
(const void *)&gInstructions[2288]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_96_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_96_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2287]
|
(const void *)&gInstructions[2289]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_95_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_95_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2288]
|
(const void *)&gInstructions[2290]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_a6_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_a6_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2289]
|
(const void *)&gInstructions[2291]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_b6_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_b6_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2290]
|
(const void *)&gInstructions[2292]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_a3_00_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_a3_00_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2417]
|
(const void *)&gInstructions[2419]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_a3_01_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_a3_01_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2418]
|
(const void *)&gInstructions[2420]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_VEX_W gXopTable_root_08_a3_w =
|
const ND_TABLE_VEX_W gXopTable_root_08_a3_w =
|
||||||
@ -1220,25 +1220,25 @@ const ND_TABLE_VEX_W gXopTable_root_08_a3_w =
|
|||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_c0_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_c0_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2427]
|
(const void *)&gInstructions[2429]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_c2_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_c2_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2430]
|
(const void *)&gInstructions[2432]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_c3_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_c3_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2433]
|
(const void *)&gInstructions[2435]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_INSTRUCTION gXopTable_root_08_c1_leaf =
|
const ND_TABLE_INSTRUCTION gXopTable_root_08_c1_leaf =
|
||||||
{
|
{
|
||||||
ND_ILUT_INSTRUCTION,
|
ND_ILUT_INSTRUCTION,
|
||||||
(const void *)&gInstructions[2436]
|
(const void *)&gInstructions[2438]
|
||||||
};
|
};
|
||||||
|
|
||||||
const ND_TABLE_OPCODE gXopTable_root_08_opcode =
|
const ND_TABLE_OPCODE gXopTable_root_08_opcode =
|
||||||
|
@ -23,3 +23,6 @@
|
|||||||
db 0xc4, 0xe2, 0x7b, 0x49, 0xf8 ; TILEZERO tmm7
|
db 0xc4, 0xe2, 0x7b, 0x49, 0xf8 ; TILEZERO tmm7
|
||||||
|
|
||||||
db 0xc4, 0xe2, 0x7b, 0x5C, 0xF4 ; TDPFP16PS tmm6, tmm4, tmm0
|
db 0xc4, 0xe2, 0x7b, 0x5C, 0xF4 ; TDPFP16PS tmm6, tmm4, tmm0
|
||||||
|
|
||||||
|
db 0xc4, 0xe2, 0x78, 0x6C, 0xF4 ; TCMMRLFP16PS tmm6, tmm4, tmm0
|
||||||
|
db 0xc4, 0xe2, 0x79, 0x6C, 0xF4 ; TCMMIMFP16PS tmm6, tmm4, tmm
|
@ -295,3 +295,39 @@
|
|||||||
Operand: 1, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: M, RegType: Tile, RegSize: 1024, RegId: 4, RegCount: 1
|
Operand: 1, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: M, RegType: Tile, RegSize: 1024, RegId: 4, RegCount: 1
|
||||||
Operand: 2, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: V, RegType: Tile, RegSize: 1024, RegId: 0, RegCount: 1
|
Operand: 2, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: V, RegType: Tile, RegSize: 1024, RegId: 0, RegCount: 1
|
||||||
|
|
||||||
|
0000000000000067 c4e2786cf4 TCMMRLFP16PS tmm6, tmm4, tmm0
|
||||||
|
DSIZE: 32, ASIZE: 64, VLEN: -
|
||||||
|
ISA Set: AMX-COMPLEX, Ins cat: AMX, CET tracked: no
|
||||||
|
CPUID leaf: 0x00000007, sub-leaf: 0x00000001, reg: edx, bit: 8
|
||||||
|
Exception class: AMX, exception type: AMX-E4
|
||||||
|
Valid modes
|
||||||
|
R0: yes, R1: yes, R2: yes, R3: yes
|
||||||
|
Real: no, V8086: no, Prot: no, Compat: no, Long: yes
|
||||||
|
SMM on: yes, SMM off: yes, SGX on: yes, SGX off: yes, TSX on: no, TSX off: yes
|
||||||
|
VMXRoot: yes, VMXNonRoot: yes, VMXRoot SEAM: yes, VMXNonRoot SEAM: yes, VMX off: yes
|
||||||
|
Valid prefixes
|
||||||
|
REP: no, REPcc: no, LOCK: no
|
||||||
|
HLE: no, XACQUIRE only: no, XRELEASE only: no
|
||||||
|
BND: no, BHINT: no, DNT: no
|
||||||
|
Operand: 0, Acc: RW, Type: Register, Size: 1024, RawSize: 1024, Encoding: R, RegType: Tile, RegSize: 1024, RegId: 6, RegCount: 1
|
||||||
|
Operand: 1, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: M, RegType: Tile, RegSize: 1024, RegId: 4, RegCount: 1
|
||||||
|
Operand: 2, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: V, RegType: Tile, RegSize: 1024, RegId: 0, RegCount: 1
|
||||||
|
|
||||||
|
000000000000006C c4e2796cf4 TCMMIMFP16PS tmm6, tmm4, tmm0
|
||||||
|
DSIZE: 32, ASIZE: 64, VLEN: -
|
||||||
|
ISA Set: AMX-COMPLEX, Ins cat: AMX, CET tracked: no
|
||||||
|
CPUID leaf: 0x00000007, sub-leaf: 0x00000001, reg: edx, bit: 8
|
||||||
|
Exception class: AMX, exception type: AMX-E4
|
||||||
|
Valid modes
|
||||||
|
R0: yes, R1: yes, R2: yes, R3: yes
|
||||||
|
Real: no, V8086: no, Prot: no, Compat: no, Long: yes
|
||||||
|
SMM on: yes, SMM off: yes, SGX on: yes, SGX off: yes, TSX on: no, TSX off: yes
|
||||||
|
VMXRoot: yes, VMXNonRoot: yes, VMXRoot SEAM: yes, VMXNonRoot SEAM: yes, VMX off: yes
|
||||||
|
Valid prefixes
|
||||||
|
REP: no, REPcc: no, LOCK: no
|
||||||
|
HLE: no, XACQUIRE only: no, XRELEASE only: no
|
||||||
|
BND: no, BHINT: no, DNT: no
|
||||||
|
Operand: 0, Acc: RW, Type: Register, Size: 1024, RawSize: 1024, Encoding: R, RegType: Tile, RegSize: 1024, RegId: 6, RegCount: 1
|
||||||
|
Operand: 1, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: M, RegType: Tile, RegSize: 1024, RegId: 4, RegCount: 1
|
||||||
|
Operand: 2, Acc: R-, Type: Register, Size: 1024, RawSize: 1024, Encoding: V, RegType: Tile, RegSize: 1024, RegId: 0, RegCount: 1
|
||||||
|
|
||||||
|
Binary file not shown.
20
bdshemu_fuzz/CMakeLists.txt
Normal file
20
bdshemu_fuzz/CMakeLists.txt
Normal file
@ -0,0 +1,20 @@
|
|||||||
|
cmake_minimum_required(VERSION 3.16)
|
||||||
|
|
||||||
|
option(BDD_FUZZ_WITH_LOGS "Enable logging for the fuzzer" OFF)
|
||||||
|
|
||||||
|
project(bdshemu_fuzzer LANGUAGES C)
|
||||||
|
|
||||||
|
add_executable(shfuzzx86 bdshemu_fuzzer.c)
|
||||||
|
target_link_libraries(shfuzzx86 PRIVATE bddisasm::bdshemu)
|
||||||
|
target_compile_definitions(shfuzzx86 PRIVATE FUZZ_X86)
|
||||||
|
|
||||||
|
add_executable(shfuzzx64 bdshemu_fuzzer.c)
|
||||||
|
target_link_libraries(shfuzzx64 PRIVATE bddisasm::bdshemu)
|
||||||
|
target_compile_definitions(shfuzzx64 PRIVATE FUZZ_X64)
|
||||||
|
|
||||||
|
if (BDD_FUZZ_WITH_LOGS)
|
||||||
|
target_compile_definitions(shfuzzx86 PRIVATE ENABLE_LOGGING)
|
||||||
|
target_compile_definitions(shfuzzx64 PRIVATE ENABLE_LOGGING)
|
||||||
|
endif (BDD_FUZZ_WITH_LOGS)
|
||||||
|
|
||||||
|
add_custom_target(shfuzz DEPENDS shfuzzx86 shfuzzx64)
|
@ -1,73 +0,0 @@
|
|||||||
# Look for afl-fuzz. If it is in path we assume that afl-gcc/afl-clang/afl-clang-fast is present as well.
|
|
||||||
ifeq (, $(shell which afl-fuzz))
|
|
||||||
$(error "It looks like AFL is not in your path. AFL is available on GitHub: https://github.com/google/AFL")
|
|
||||||
endif
|
|
||||||
|
|
||||||
# Try to figure out which compiler we should use, afl-clang-fast being the preferred choice.
|
|
||||||
ifeq (, $(AFL_COMPILER))
|
|
||||||
# If AFL_COMPILER is not set, check if afl-clang-fast is available.
|
|
||||||
ifeq (, $(shell which afl-clang-fast))
|
|
||||||
# If it is not, try to figure out if we should use afl-gcc or afl-clang.
|
|
||||||
ifeq "$(findstring clang, $(shell $(CC) --version 2>/dev/null))" ""
|
|
||||||
AFL_COMPILER = afl-gcc
|
|
||||||
else
|
|
||||||
AFL_COMPILER = afl-clang
|
|
||||||
endif
|
|
||||||
else
|
|
||||||
# If it is available, use it.
|
|
||||||
AFL_COMPILER = afl-clang-fast
|
|
||||||
endif
|
|
||||||
endif
|
|
||||||
|
|
||||||
ROOT_DIR := $(realpath ..)
|
|
||||||
DISASM_SRC := $(ROOT_DIR)/bddisasm
|
|
||||||
DISASM_INC := $(DISASM_SRC)/include
|
|
||||||
SHEMU_SRC := $(ROOT_DIR)/bdshemu
|
|
||||||
PUBLIC_INC := $(ROOT_DIR)/inc
|
|
||||||
SHEMU_INC := $(PUBLIC_INC)/bdshemu
|
|
||||||
FUZZER_SRC := $(ROOT_DIR)/bdshemu_fuzz
|
|
||||||
|
|
||||||
ALL_SRC := $(shell find $(DISASM_SRC)/*.c -type f)
|
|
||||||
ALL_SRC += $(shell find $(SHEMU_SRC)/*.c -type f)
|
|
||||||
ALL_SRC += $(shell find $(FUZZER_SRC)/*.c -type f)
|
|
||||||
|
|
||||||
ALL_INC := $(shell find $(DISASM_INC)/*.h -type f)
|
|
||||||
ALL_INC += $(shell find $(PUBLIC_INC)/*.h -type f)
|
|
||||||
ALL_INC += $(shell find $(SHEMU_INC)/*.h -type f)
|
|
||||||
|
|
||||||
# Enable qui ck and dirty mode, if needed.
|
|
||||||
ifeq ($(DIRTY),y)
|
|
||||||
AFL_ARGS := -d
|
|
||||||
endif
|
|
||||||
|
|
||||||
ifdef AFL_MEMORY
|
|
||||||
AFL_ARGS := -m $(AFL_MEMORY)
|
|
||||||
endif
|
|
||||||
|
|
||||||
CFLAGS := -std=c11 -fpic -fno-strict-aliasing -maes \
|
|
||||||
-D_REENTRANT -fstack-protector -ffunction-sections -fdata-sections \
|
|
||||||
-DNDEBUG -U_FORTIFY_SOURCE -D_FORTIFY_SOURCE=1 -Ofast -g3
|
|
||||||
|
|
||||||
ifeq ($(LOG),y)
|
|
||||||
PREDEFS := -DENABLE_LOGGING
|
|
||||||
endif
|
|
||||||
|
|
||||||
# Build shfuzz with AFL instrumentation.
|
|
||||||
shfuzz: $(ALL_SRC) $(ALL_INC)
|
|
||||||
@echo "Using $(AFL_COMPILER) as a compiler"
|
|
||||||
@$(AFL_COMPILER) $(PREDEFS) $(CFLAGS) -I$(DISASM_INC) -I$(PUBLIC_INC) -I$(SHEMU_INC) $(ALL_SRC) -o shfuzz
|
|
||||||
@echo "Done!"
|
|
||||||
|
|
||||||
# Run the tests in 32-bit mode.
|
|
||||||
.PHONY: fuzz32
|
|
||||||
fuzz32: shfuzz
|
|
||||||
@afl-fuzz -i ./in-32 -o ./out-32 $(AFL_ARGS) ./shfuzz @@ 32
|
|
||||||
|
|
||||||
# Run the tests in 64-bit mode.
|
|
||||||
.PHONY: fuzz64
|
|
||||||
fuzz64: shfuzz
|
|
||||||
@afl-fuzz -i ./in-64 -o ./out-64 $(AFL_ARGS) ./shfuzz @@ 64
|
|
||||||
|
|
||||||
.PHONY: clean
|
|
||||||
clean:
|
|
||||||
@rm -f ./shfuzz
|
|
@ -2,82 +2,43 @@
|
|||||||
* Copyright (c) 2020 Bitdefender
|
* Copyright (c) 2020 Bitdefender
|
||||||
* SPDX-License-Identifier: Apache-2.0
|
* SPDX-License-Identifier: Apache-2.0
|
||||||
*/
|
*/
|
||||||
|
#ifdef _MSC_VER
|
||||||
#define _CRT_SECURE_NO_WARNINGS
|
#define _CRT_SECURE_NO_WARNINGS
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#include <limits.h>
|
||||||
#include <stdarg.h>
|
#include <stdarg.h>
|
||||||
|
#include <stdbool.h>
|
||||||
#include <stdio.h>
|
#include <stdio.h>
|
||||||
|
#include <stdint.h>
|
||||||
#include <stdlib.h>
|
#include <stdlib.h>
|
||||||
#include <string.h>
|
#include <string.h>
|
||||||
#include <stdint.h>
|
|
||||||
#include <stdbool.h>
|
|
||||||
#include "bddisasm.h"
|
#include "bddisasm.h"
|
||||||
#include "bdshemu.h"
|
#include "bdshemu.h"
|
||||||
|
|
||||||
|
#pragma clang optimize off
|
||||||
|
#pragma GCC optimize("O0")
|
||||||
|
|
||||||
#ifdef ENABLE_LOGGING
|
#ifdef ENABLE_LOGGING
|
||||||
#define LOG(fmt, ...) printf(fmt, ##__VA_ARGS__)
|
#define LOG(fmt, ...) printf(fmt, ##__VA_ARGS__)
|
||||||
#else
|
#else
|
||||||
#define LOG(fmt, ...)
|
#define LOG(fmt, ...)
|
||||||
#endif // ENABLE_LOGGING
|
#endif // ENABLE_LOGGING
|
||||||
|
|
||||||
#ifndef __AFL_LOOP
|
|
||||||
#warning "Persistent mode will not work (you are probably not using afl-clang-fast)"
|
|
||||||
#endif
|
|
||||||
|
|
||||||
int nd_vsnprintf_s(
|
|
||||||
char *buffer,
|
|
||||||
size_t sizeOfBuffer,
|
|
||||||
size_t count,
|
|
||||||
const char *format,
|
|
||||||
va_list argptr
|
|
||||||
)
|
|
||||||
{
|
|
||||||
return vsnprintf(buffer, sizeOfBuffer, format, argptr);
|
|
||||||
}
|
|
||||||
|
|
||||||
void *nd_memset(void *s, int c, size_t n)
|
|
||||||
{
|
|
||||||
return memset(s, c, n);
|
|
||||||
}
|
|
||||||
|
|
||||||
uint8_t *read_file(const char *fpath, size_t *size)
|
|
||||||
{
|
|
||||||
uint8_t *buffer;
|
|
||||||
FILE *fd = fopen(fpath, "rb");
|
|
||||||
if (fd == NULL)
|
|
||||||
{
|
|
||||||
LOG("[-] Failed to open \"%s\"\n", fpath);
|
|
||||||
return NULL;
|
|
||||||
}
|
|
||||||
|
|
||||||
fseek(fd, 0ull, SEEK_END);
|
|
||||||
*size = ftell(fd);
|
|
||||||
rewind(fd);
|
|
||||||
|
|
||||||
buffer = malloc(*size);
|
|
||||||
if (buffer == NULL)
|
|
||||||
{
|
|
||||||
LOG("[-] Failed to allocate %zu bytes\n", *size);
|
|
||||||
}
|
|
||||||
else
|
|
||||||
{
|
|
||||||
fread(buffer, *size, 1, fd);
|
|
||||||
}
|
|
||||||
|
|
||||||
fclose(fd);
|
|
||||||
return buffer;
|
|
||||||
}
|
|
||||||
|
|
||||||
static bool gUseLog;
|
|
||||||
|
|
||||||
void ShemuLog(char *data)
|
void ShemuLog(char *data)
|
||||||
{
|
|
||||||
if (gUseLog)
|
|
||||||
{
|
{
|
||||||
LOG("%s", data);
|
LOG("%s", data);
|
||||||
}
|
}
|
||||||
}
|
|
||||||
|
|
||||||
void run_shemu(uint8_t *Data, size_t Size, uint8_t Def)
|
#ifdef FUZZ_X86
|
||||||
|
#define DEF_CODE ND_CODE_32
|
||||||
|
#define FUZZER_TYPE "x86"
|
||||||
|
#else
|
||||||
|
#define DEF_CODE ND_CODE_64
|
||||||
|
#define FUZZER_TYPE "x64"
|
||||||
|
#endif // FUZZ_X86
|
||||||
|
|
||||||
|
void run_shemu(uint8_t *Data, size_t Size)
|
||||||
{
|
{
|
||||||
// More or less copy pasted from disasmtool
|
// More or less copy pasted from disasmtool
|
||||||
|
|
||||||
@ -119,7 +80,7 @@ void run_shemu(uint8_t *Data, size_t Size, uint8_t Def)
|
|||||||
ctx.Segments.Gs.Selector = 0x30;
|
ctx.Segments.Gs.Selector = 0x30;
|
||||||
ctx.Segments.Gs.Base = 0x7FFF0000;
|
ctx.Segments.Gs.Base = 0x7FFF0000;
|
||||||
|
|
||||||
ctx.Mode = Def;
|
ctx.Mode = DEF_CODE;
|
||||||
ctx.Ring = 3;
|
ctx.Ring = 3;
|
||||||
ctx.TibBase = ctx.Mode == ND_CODE_32 ? ctx.Segments.Fs.Base : ctx.Segments.Gs.Base;
|
ctx.TibBase = ctx.Mode == ND_CODE_32 ? ctx.Segments.Fs.Base : ctx.Segments.Gs.Base;
|
||||||
ctx.MaxInstructionsCount = 4096;
|
ctx.MaxInstructionsCount = 4096;
|
||||||
@ -134,85 +95,87 @@ void run_shemu(uint8_t *Data, size_t Size, uint8_t Def)
|
|||||||
free(ctx.Stack);
|
free(ctx.Stack);
|
||||||
}
|
}
|
||||||
|
|
||||||
void run_test(uint8_t *Data, size_t Size, uint8_t Def)
|
#if defined(__AFL_FUZZ_TESTCASE_LEN)
|
||||||
|
#include <unistd.h>
|
||||||
|
|
||||||
|
// See https://github.com/AFLplusplus/AFLplusplus/blob/stable/instrumentation/README.persistent_mode.md
|
||||||
|
__AFL_FUZZ_INIT();
|
||||||
|
|
||||||
|
int main()
|
||||||
{
|
{
|
||||||
run_shemu(Data, Size, Def);
|
__AFL_INIT();
|
||||||
|
|
||||||
|
uint8_t *buffer = __AFL_FUZZ_TESTCASE_BUF;
|
||||||
|
while (__AFL_LOOP(UINT_MAX))
|
||||||
|
{
|
||||||
|
size_t size = __AFL_FUZZ_TESTCASE_LEN;
|
||||||
|
run_shemu(buffer, size);
|
||||||
}
|
}
|
||||||
|
|
||||||
int8_t arch_to_def_code(const char *arch)
|
return 0;
|
||||||
{
|
|
||||||
uint32_t a = strtoul(arch, NULL, 0);
|
|
||||||
|
|
||||||
switch (a)
|
|
||||||
{
|
|
||||||
case 16:
|
|
||||||
return ND_CODE_16;
|
|
||||||
|
|
||||||
case 32:
|
|
||||||
return ND_CODE_32;
|
|
||||||
|
|
||||||
case 64:
|
|
||||||
return ND_CODE_64;
|
|
||||||
|
|
||||||
default:
|
|
||||||
LOG("[-] Unknown arch: \"%s\"\n", arch);
|
|
||||||
return -1;
|
|
||||||
}
|
}
|
||||||
|
#elif defined(__clang__)
|
||||||
|
int LLVMFuzzerTestOneInput(const uint8_t *Data, size_t Size)
|
||||||
|
{
|
||||||
|
// Shemu will write into the shellcode buffer, so copy it to a new buffer first.
|
||||||
|
|
||||||
|
uint8_t *buffer = malloc(Size);
|
||||||
|
if (!buffer) return 1;
|
||||||
|
|
||||||
|
memcpy(buffer, Data, Size);
|
||||||
|
run_shemu(buffer, Size);
|
||||||
|
|
||||||
|
free(buffer);
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
#else
|
||||||
|
uint8_t *read_file(const char *fpath, size_t *size)
|
||||||
|
{
|
||||||
|
uint8_t *buffer;
|
||||||
|
FILE *fd = fopen(fpath, "rb");
|
||||||
|
if (fd == NULL)
|
||||||
|
{
|
||||||
|
LOG("[-] Failed to open \"%s\"\n", fpath);
|
||||||
|
return NULL;
|
||||||
|
}
|
||||||
|
|
||||||
|
fseek(fd, 0ull, SEEK_END);
|
||||||
|
*size = ftell(fd);
|
||||||
|
rewind(fd);
|
||||||
|
|
||||||
|
buffer = malloc(*size);
|
||||||
|
if (buffer == NULL)
|
||||||
|
{
|
||||||
|
LOG("[-] Failed to allocate %zu bytes\n", *size);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
fread(buffer, *size, 1, fd);
|
||||||
|
}
|
||||||
|
|
||||||
|
fclose(fd);
|
||||||
|
return buffer;
|
||||||
}
|
}
|
||||||
|
|
||||||
int main(int argc, char **argv)
|
int main(int argc, char **argv)
|
||||||
{
|
{
|
||||||
size_t size = 0;
|
if (argc < 2)
|
||||||
uint8_t *buffer;
|
|
||||||
int8_t defCode;
|
|
||||||
|
|
||||||
if (argc < 3)
|
|
||||||
{
|
{
|
||||||
LOG("[-] Missing arguments: <file path> <16|32|64> [activate shemu print]\n");
|
LOG("Missing file argument\n");
|
||||||
abort();
|
abort();
|
||||||
}
|
}
|
||||||
|
|
||||||
defCode = arch_to_def_code(argv[2]);
|
size_t size;
|
||||||
if (defCode == -1)
|
uint8_t *buffer = read_file(argv[1], &size);
|
||||||
|
if (!buffer)
|
||||||
{
|
{
|
||||||
|
LOG("[-] read_file failed for \"%s\"\n", argv[1]);
|
||||||
abort();
|
abort();
|
||||||
}
|
}
|
||||||
|
|
||||||
if (argc >= 4)
|
run_shemu(buffer, size);
|
||||||
{
|
|
||||||
LOG("[+] Will activate ShemuLog\n");
|
|
||||||
gUseLog = true;
|
|
||||||
}
|
|
||||||
else
|
|
||||||
{
|
|
||||||
gUseLog = false;
|
|
||||||
}
|
|
||||||
|
|
||||||
LOG("[+] Using def code/data = %d\n", defCode);
|
|
||||||
|
|
||||||
// __AFL_LOOP is defined only when compiling with afl-clang-fast and allows us to use
|
|
||||||
// AFL's persistent mode. We still want to be able to compile and run even if we are
|
|
||||||
// using afl-gcc or afl-clang, but there is no reason to actually have a loop here
|
|
||||||
// if we are not using persistent mode.
|
|
||||||
#ifdef __AFL_LOOP
|
|
||||||
while (__AFL_LOOP(1000))
|
|
||||||
#endif // __AFL_LOOP
|
|
||||||
{
|
|
||||||
LOG("[+] Reading data from \"%s\"\n", argv[1]);
|
|
||||||
buffer = read_file(argv[1], &size);
|
|
||||||
if (buffer == NULL)
|
|
||||||
{
|
|
||||||
abort();
|
|
||||||
}
|
|
||||||
|
|
||||||
LOG("[+] Read %zu bytes at %p (range: [%p, %p))\n", size, buffer, buffer, buffer + size);
|
|
||||||
|
|
||||||
run_test(buffer, size, (uint8_t)defCode);
|
|
||||||
|
|
||||||
free(buffer);
|
free(buffer);
|
||||||
}
|
|
||||||
|
|
||||||
LOG("[+] Done!\n");
|
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
#endif // defined(__AFL_FUZZ_TESTCASE_LEN)
|
||||||
|
@ -12,7 +12,7 @@ from setuptools import find_packages, setup, Command, Extension, Distribution
|
|||||||
from codecs import open
|
from codecs import open
|
||||||
|
|
||||||
VERSION = (0, 1, 3)
|
VERSION = (0, 1, 3)
|
||||||
LIBRARY_VERSION = (1, 36, 0)
|
LIBRARY_VERSION = (1, 37, 0)
|
||||||
LIBRARY_INSTRUX_SIZE = 856
|
LIBRARY_INSTRUX_SIZE = 856
|
||||||
|
|
||||||
packages = ['pybddisasm']
|
packages = ['pybddisasm']
|
||||||
|
@ -15,6 +15,7 @@ pub enum IsaSet {
|
|||||||
Aes,
|
Aes,
|
||||||
Amd,
|
Amd,
|
||||||
Amxbf16,
|
Amxbf16,
|
||||||
|
AmxComplex,
|
||||||
Amxfp16,
|
Amxfp16,
|
||||||
Amxint8,
|
Amxint8,
|
||||||
Amxtile,
|
Amxtile,
|
||||||
@ -150,6 +151,7 @@ impl TryFrom<ffi::ND_INS_SET> for IsaSet {
|
|||||||
ffi::_ND_INS_SET::ND_SET_AES => Ok(IsaSet::Aes),
|
ffi::_ND_INS_SET::ND_SET_AES => Ok(IsaSet::Aes),
|
||||||
ffi::_ND_INS_SET::ND_SET_AMD => Ok(IsaSet::Amd),
|
ffi::_ND_INS_SET::ND_SET_AMD => Ok(IsaSet::Amd),
|
||||||
ffi::_ND_INS_SET::ND_SET_AMXBF16 => Ok(IsaSet::Amxbf16),
|
ffi::_ND_INS_SET::ND_SET_AMXBF16 => Ok(IsaSet::Amxbf16),
|
||||||
|
ffi::_ND_INS_SET::ND_SET_AMXCOMPLEX => Ok(IsaSet::AmxComplex),
|
||||||
ffi::_ND_INS_SET::ND_SET_AMXFP16 => Ok(IsaSet::Amxfp16),
|
ffi::_ND_INS_SET::ND_SET_AMXFP16 => Ok(IsaSet::Amxfp16),
|
||||||
ffi::_ND_INS_SET::ND_SET_AMXINT8 => Ok(IsaSet::Amxint8),
|
ffi::_ND_INS_SET::ND_SET_AMXINT8 => Ok(IsaSet::Amxint8),
|
||||||
ffi::_ND_INS_SET::ND_SET_AMXTILE => Ok(IsaSet::Amxtile),
|
ffi::_ND_INS_SET::ND_SET_AMXTILE => Ok(IsaSet::Amxtile),
|
||||||
|
@ -720,6 +720,8 @@ pub enum Mnemonic {
|
|||||||
Sysexit,
|
Sysexit,
|
||||||
Sysret,
|
Sysret,
|
||||||
T1mskc,
|
T1mskc,
|
||||||
|
Tcmmimfp16ps,
|
||||||
|
Tcmmrlfp16ps,
|
||||||
Tdcall,
|
Tdcall,
|
||||||
Tdpbf16ps,
|
Tdpbf16ps,
|
||||||
Tdpbssd,
|
Tdpbssd,
|
||||||
@ -2353,6 +2355,8 @@ impl TryFrom<ffi::ND_INS_CLASS> for Mnemonic {
|
|||||||
ffi::_ND_INS_CLASS::ND_INS_SYSEXIT => Ok(Mnemonic::Sysexit),
|
ffi::_ND_INS_CLASS::ND_INS_SYSEXIT => Ok(Mnemonic::Sysexit),
|
||||||
ffi::_ND_INS_CLASS::ND_INS_SYSRET => Ok(Mnemonic::Sysret),
|
ffi::_ND_INS_CLASS::ND_INS_SYSRET => Ok(Mnemonic::Sysret),
|
||||||
ffi::_ND_INS_CLASS::ND_INS_T1MSKC => Ok(Mnemonic::T1mskc),
|
ffi::_ND_INS_CLASS::ND_INS_T1MSKC => Ok(Mnemonic::T1mskc),
|
||||||
|
ffi::_ND_INS_CLASS::ND_INS_TCMMIMFP16PS => Ok(Mnemonic::Tcmmimfp16ps),
|
||||||
|
ffi::_ND_INS_CLASS::ND_INS_TCMMRLFP16PS => Ok(Mnemonic::Tcmmrlfp16ps),
|
||||||
ffi::_ND_INS_CLASS::ND_INS_TDCALL => Ok(Mnemonic::Tdcall),
|
ffi::_ND_INS_CLASS::ND_INS_TDCALL => Ok(Mnemonic::Tdcall),
|
||||||
ffi::_ND_INS_CLASS::ND_INS_TDPBF16PS => Ok(Mnemonic::Tdpbf16ps),
|
ffi::_ND_INS_CLASS::ND_INS_TDPBF16PS => Ok(Mnemonic::Tdpbf16ps),
|
||||||
ffi::_ND_INS_CLASS::ND_INS_TDPBSSD => Ok(Mnemonic::Tdpbssd),
|
ffi::_ND_INS_CLASS::ND_INS_TDPBSSD => Ok(Mnemonic::Tdpbssd),
|
||||||
|
@ -111,6 +111,7 @@ set_to_string(
|
|||||||
case ND_SET_AMXFP16: return "AMX-FP16";
|
case ND_SET_AMXFP16: return "AMX-FP16";
|
||||||
case ND_SET_AMXINT8: return "AMX-INT8";
|
case ND_SET_AMXINT8: return "AMX-INT8";
|
||||||
case ND_SET_AMXTILE: return "AMX-TILE";
|
case ND_SET_AMXTILE: return "AMX-TILE";
|
||||||
|
case ND_SET_AMXCOMPLEX: return "AMX-COMPLEX";
|
||||||
case ND_SET_AVX: return "AVX";
|
case ND_SET_AVX: return "AVX";
|
||||||
case ND_SET_AVX2: return "AVX2";
|
case ND_SET_AVX2: return "AVX2";
|
||||||
case ND_SET_AVX2GATHER: return "AVX2GATHER";
|
case ND_SET_AVX2GATHER: return "AVX2GATHER";
|
||||||
|
@ -1586,6 +1586,8 @@ std::string ins_class_to_str(const ND_INS_CLASS cls)
|
|||||||
case ND_INS_WRMSRLIST: return "wrmsrlist";
|
case ND_INS_WRMSRLIST: return "wrmsrlist";
|
||||||
case ND_INS_WRMSRNS: return "wrmsrns";
|
case ND_INS_WRMSRNS: return "wrmsrns";
|
||||||
case ND_INS_RMPQUERY: return "rmpquery";
|
case ND_INS_RMPQUERY: return "rmpquery";
|
||||||
|
case ND_INS_TCMMRLFP16PS: return "tcmmrlfp16ps";
|
||||||
|
case ND_INS_TCMMIMFP16PS: return "tcmmimfp16ps";
|
||||||
default: return "unhandled!";
|
default: return "unhandled!";
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -1722,6 +1724,7 @@ std::string ins_set_to_str(ND_INS_SET ins_set)
|
|||||||
case ND_SET_AMXBF16: return "amxbf16";
|
case ND_SET_AMXBF16: return "amxbf16";
|
||||||
case ND_SET_AMXINT8: return "amxint8";
|
case ND_SET_AMXINT8: return "amxint8";
|
||||||
case ND_SET_AMXTILE: return "amxtile";
|
case ND_SET_AMXTILE: return "amxtile";
|
||||||
|
case ND_SET_AMXCOMPLEX: return "amxcomplex";
|
||||||
case ND_SET_AVX: return "avx";
|
case ND_SET_AVX: return "avx";
|
||||||
case ND_SET_AVX2: return "avx2";
|
case ND_SET_AVX2: return "avx2";
|
||||||
case ND_SET_AVX2GATHER: return "avx2gather";
|
case ND_SET_AVX2GATHER: return "avx2gather";
|
||||||
|
@ -724,6 +724,8 @@ typedef enum _ND_INS_CLASS
|
|||||||
ND_INS_SYSEXIT,
|
ND_INS_SYSEXIT,
|
||||||
ND_INS_SYSRET,
|
ND_INS_SYSRET,
|
||||||
ND_INS_T1MSKC,
|
ND_INS_T1MSKC,
|
||||||
|
ND_INS_TCMMIMFP16PS,
|
||||||
|
ND_INS_TCMMRLFP16PS,
|
||||||
ND_INS_TDCALL,
|
ND_INS_TDCALL,
|
||||||
ND_INS_TDPBF16PS,
|
ND_INS_TDPBF16PS,
|
||||||
ND_INS_TDPBSSD,
|
ND_INS_TDPBSSD,
|
||||||
@ -1650,6 +1652,7 @@ typedef enum _ND_INS_SET
|
|||||||
ND_SET_AES,
|
ND_SET_AES,
|
||||||
ND_SET_AMD,
|
ND_SET_AMD,
|
||||||
ND_SET_AMXBF16,
|
ND_SET_AMXBF16,
|
||||||
|
ND_SET_AMXCOMPLEX,
|
||||||
ND_SET_AMXFP16,
|
ND_SET_AMXFP16,
|
||||||
ND_SET_AMXINT8,
|
ND_SET_AMXINT8,
|
||||||
ND_SET_AMXTILE,
|
ND_SET_AMXTILE,
|
||||||
|
@ -107,6 +107,7 @@
|
|||||||
#define ND_CFF_MSRLIST ND_CFF(0x00000007, 0x00000001, NDR_EAX, 27)
|
#define ND_CFF_MSRLIST ND_CFF(0x00000007, 0x00000001, NDR_EAX, 27)
|
||||||
#define ND_CFF_AVXVNNIINT8 ND_CFF(0x00000007, 0x00000001, NDR_EDX, 4)
|
#define ND_CFF_AVXVNNIINT8 ND_CFF(0x00000007, 0x00000001, NDR_EDX, 4)
|
||||||
#define ND_CFF_AVXNECONVERT ND_CFF(0x00000007, 0x00000001, NDR_EDX, 5)
|
#define ND_CFF_AVXNECONVERT ND_CFF(0x00000007, 0x00000001, NDR_EDX, 5)
|
||||||
|
#define ND_CFF_AMXCOMPLEX ND_CFF(0x00000007, 0x00000001, NDR_EDX, 8)
|
||||||
#define ND_CFF_PREFETCHITI ND_CFF(0x00000007, 0x00000001, NDR_EDX, 14)
|
#define ND_CFF_PREFETCHITI ND_CFF(0x00000007, 0x00000001, NDR_EDX, 14)
|
||||||
#define ND_CFF_XSAVEOPT ND_CFF(0x0000000D, 0x00000001, NDR_EAX, 0)
|
#define ND_CFF_XSAVEOPT ND_CFF(0x0000000D, 0x00000001, NDR_EAX, 0)
|
||||||
#define ND_CFF_XSAVEC ND_CFF(0x0000000D, 0x00000001, NDR_EAX, 1)
|
#define ND_CFF_XSAVEC ND_CFF(0x0000000D, 0x00000001, NDR_EAX, 1)
|
||||||
|
@ -6,7 +6,7 @@
|
|||||||
#define DISASM_VER_H
|
#define DISASM_VER_H
|
||||||
|
|
||||||
#define DISASM_VERSION_MAJOR 1
|
#define DISASM_VERSION_MAJOR 1
|
||||||
#define DISASM_VERSION_MINOR 36
|
#define DISASM_VERSION_MINOR 37
|
||||||
#define DISASM_VERSION_REVISION 0
|
#define DISASM_VERSION_REVISION 0
|
||||||
|
|
||||||
// bdshemu depends on bddisasm. It cannot be used without it.
|
// bdshemu depends on bddisasm. It cannot be used without it.
|
||||||
|
@ -109,6 +109,7 @@ MSRLIST : 0x00000007, 0x00000001, EAX, 27
|
|||||||
|
|
||||||
AVXVNNIINT8 : 0x00000007, 0x00000001, EDX, 4
|
AVXVNNIINT8 : 0x00000007, 0x00000001, EDX, 4
|
||||||
AVXNECONVERT : 0x00000007, 0x00000001, EDX, 5
|
AVXNECONVERT : 0x00000007, 0x00000001, EDX, 5
|
||||||
|
AMXCOMPLEX : 0x00000007, 0x00000001, EDX, 8
|
||||||
PREFETCHITI : 0x00000007, 0x00000001, EDX, 14
|
PREFETCHITI : 0x00000007, 0x00000001, EDX, 14
|
||||||
|
|
||||||
|
|
||||||
|
@ -182,8 +182,7 @@ NOP ; Ev ; n/a ; piti 0x0F 0x18 /7:r
|
|||||||
|
|
||||||
|
|
||||||
# MPX instructions. According to the SDM, MPX instructions have 64 bit op & address size in 64 bit mode, no matter
|
# MPX instructions. According to the SDM, MPX instructions have 64 bit op & address size in 64 bit mode, no matter
|
||||||
# if 0x66 or 0x67 prefixes are used. 16 bit addressing cause #UD. However, these checks are not handled here (note
|
# if 0x66 or 0x67 prefixes are used. 16 bit addressing cause #UD. However, these checks are not handled here.
|
||||||
# that Xed doesn't do those checks either).
|
|
||||||
|
|
||||||
# MPX not used, these guys are wide NOPs.
|
# MPX not used, these guys are wide NOPs.
|
||||||
NOP ; Ev,Gv ; n/a ; 0x0F 0x1A /r ; s:PPRO, t:WIDENOP, w:N|N
|
NOP ; Ev,Gv ; n/a ; 0x0F 0x1A /r ; s:PPRO, t:WIDENOP, w:N|N
|
||||||
@ -312,7 +311,7 @@ CMOVLE ; Gv,Ev ; Fv ; 0x0F 0x4E /r
|
|||||||
CMOVNLE ; Gv,Ev ; Fv ; 0x0F 0x4F /r ; s:PPRO, t:CMOV, c:CMOVcc, w:CW|R|R, i:CMOV, f:CNLE, a:COND
|
CMOVNLE ; Gv,Ev ; Fv ; 0x0F 0x4F /r ; s:PPRO, t:CMOV, c:CMOVcc, w:CW|R|R, i:CMOV, f:CNLE, a:COND
|
||||||
|
|
||||||
# 0x50 - 0x5F
|
# 0x50 - 0x5F
|
||||||
# Note: for MOVMSKPS & MOVMSKPD, the Intel doc says the destination reg is y (32 or 64 bit) but XED says it must be d (only 32 bits).
|
# Note: for MOVMSKPS & MOVMSKPD, the Intel doc says the destination reg is y (32 or 64 bit).
|
||||||
MOVMSKPS ; Gy,Ups ; n/a ; NP 0x0F 0x50 /r:reg ; s:SSE, t:DATAXFER, w:W|R, e:7, a:D64
|
MOVMSKPS ; Gy,Ups ; n/a ; NP 0x0F 0x50 /r:reg ; s:SSE, t:DATAXFER, w:W|R, e:7, a:D64
|
||||||
MOVMSKPD ; Gy,Upd ; n/a ; 0x66 0x0F 0x50 /r:reg ; s:SSE2, t:DATAXFER, w:W|R, e:7, a:D64
|
MOVMSKPD ; Gy,Upd ; n/a ; 0x66 0x0F 0x50 /r:reg ; s:SSE2, t:DATAXFER, w:W|R, e:7, a:D64
|
||||||
SQRTPS ; Vps,Wps ; n/a ; NP 0x0F 0x51 /r ; s:SSE, t:SSE, w:W|R, e:2
|
SQRTPS ; Vps,Wps ; n/a ; NP 0x0F 0x51 /r ; s:SSE, t:SSE, w:W|R, e:2
|
||||||
|
@ -120,6 +120,8 @@ TDPBSUD ; rTt,mTt,vTt ; n/a ; vex m:2 p:2 l:0 w:0
|
|||||||
TDPBSSD ; rTt,mTt,vTt ; n/a ; vex m:2 p:3 l:0 w:0 0x5E /r:reg ; s:AMXINT8, t:AMX, w:RW|R|R, m:NOTSX|O64, e:AMX_E4
|
TDPBSSD ; rTt,mTt,vTt ; n/a ; vex m:2 p:3 l:0 w:0 0x5E /r:reg ; s:AMXINT8, t:AMX, w:RW|R|R, m:NOTSX|O64, e:AMX_E4
|
||||||
|
|
||||||
# 0x60 - 0x6F
|
# 0x60 - 0x6F
|
||||||
|
TCMMRLFP16PS ; rTt,mTt,vTt ; n/a ; vex m:2 p:0 l:0 w:0 0x6C /r:reg ; s:AMXCOMPLEX, t:AMX, w:RW|R|R, m:NOTSX|O64, e:AMX_E4
|
||||||
|
TCMMIMFP16PS ; rTt,mTt,vTt ; n/a ; vex m:2 p:1 l:0 w:0 0x6C /r:reg ; s:AMXCOMPLEX, t:AMX, w:RW|R|R, m:NOTSX|O64, e:AMX_E4
|
||||||
|
|
||||||
# 0x70 - 0x7F
|
# 0x70 - 0x7F
|
||||||
VCVTNEPS2BF16 ; Vx,Wx ; n/a ; vex m:2 p:2 l:x w:0 0x72 /r ; s:AVXNECONVERT, t:AVXNECONVERT, w:W|R, e:4
|
VCVTNEPS2BF16 ; Vx,Wx ; n/a ; vex m:2 p:2 l:x w:0 0x72 /r ; s:AVXNECONVERT, t:AVXNECONVERT, w:W|R, e:4
|
||||||
|
Loading…
Reference in New Issue
Block a user