arno/bddisasm
1
0
Fork 0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-12-22 14:08:08 +00:00
Code Issues Releases Wiki Activity

Improved upper bits handling for SSE/AVX operations.

Browse Source 
Improved POPF handling when 16 bit operand size is used.
Fixed typo in PUNPCKLBW emulation.
This commit is contained in:
BITDEFENDER\vlutas 2022-08-09 20:02:45 +03:00
parent 2fc491d51d
commit 47da322ea5
2 changed files with 26 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
bdshemu/bdshemu.c
View File

@ -1150,11 +1150,11 @@ ShemuGetOperandValue(
break;
case ND_REG_RIP:
Value->Value.Qwords[0] = ND_TRIM(Value->Size, Context->Registers.RegRip);
Value->Value.Qwords[0] = ND_TRIM(op->Size, Context->Registers.RegRip);
break;
case ND_REG_FLG:
Value->Value.Qwords[0] = Context->Registers.RegFlags;
Value->Value.Qwords[0] = ND_TRIM(op->Size, Context->Registers.RegFlags);
break;
case ND_REG_CR:
@ -1244,7 +1244,7 @@ ShemuGetOperandValue(
}
// Get the memory value.
status = ShemuGetMemValue(Context, gla, Value->Size, Value->Value.Bytes);
status = ShemuGetMemValue(Context, gla, MIN(op->Size, Value->Size), Value->Value.Bytes);
if (SHEMU_SUCCESS != status)
{
return status;
@ -1335,8 +1335,17 @@ ShemuSetOperandValue(
break;
case ND_REG_SSE:
// Zero the register first.
if (Context->Instruction.EncMode != ND_ENCM_LEGACY)
{
// Zero the entire register first, if we have a VEX/EVEX encoded instruction.
nd_memzero(&Context->SseRegisters[op->Info.Register.Reg], ND_MAX_REGISTER_SIZE);
}
else
{
// Zero upper bits in the 128 bits register, if operand size is less than 16 bytes.
// Upper bits in the YMM/ZMM register are preserved.
nd_memzero(&Context->SseRegisters[op->Info.Register.Reg], 16);
}
// Copy the value.
shemu_memcpy(&Context->SseRegisters[op->Info.Register.Reg],
Value->Value.Bytes,
@ -1358,14 +1367,22 @@ ShemuSetOperandValue(
break;
case ND_REG_RIP:
Context->Registers.RegRip = ND_TRIM(Value->Size, Value->Value.Qwords[0]);
Context->Registers.RegRip = ND_TRIM(op->Size, Value->Value.Qwords[0]);
break;
case ND_REG_FLG:
Context->Registers.RegFlags = ND_TRIM(Value->Size, Value->Value.Qwords[0]);
if (op->Size == 2)
{
*((ND_UINT16*)&Context->Registers.RegFlags) = Value->Value.Words[0];
}
else
{
Context->Registers.RegFlags = Value->Value.Qwords[0];
}
// Handle reserved bits.
Context->Registers.RegFlags |= (1ULL << 1);
Context->Registers.RegFlags &= ~((1ULL << 3) | (1ULL << 5) | (1ULL << 15));
Context->Registers.RegFlags &= 0x3FFFFF;
break;
case ND_REG_CR:
@ -2972,7 +2989,7 @@ check_far_branch:
dst.Value.Bytes[11] = src.Value.Bytes[5];
dst.Value.Bytes[10] = dst.Value.Bytes[5];
dst.Value.Bytes[9] = src.Value.Bytes[4];
dst.Value.Bytes[8] = src.Value.Bytes[4];
dst.Value.Bytes[8] = dst.Value.Bytes[4];
dst.Value.Bytes[7] = src.Value.Bytes[3];
dst.Value.Bytes[6] = dst.Value.Bytes[3];
dst.Value.Bytes[5] = src.Value.Bytes[2];

2
inc/version.h
View File

@ -12,6 +12,6 @@
// bdshemu depends on bddisasm. It cannot be used without it.
#define SHEMU_VERSION_MAJOR 1
#define SHEMU_VERSION_MINOR 1
#define SHEMU_VERSION_REVISION 13
#define SHEMU_VERSION_REVISION 16
#endif // DISASM_VER_H