mirror of
https://github.com/hashcat/hashcat.git
synced 2024-12-23 07:08:19 +00:00
fbbe5f6282
The 7zip, scrypt and stdout kernels differ from the others in their function declarations somewhat. Unify them and substitute with macros. Also remove a few superfluous (bogus) consts which were introduced in the previous PR.
353 lines
7.9 KiB
Common Lisp
353 lines
7.9 KiB
Common Lisp
/**
|
|
* Author......: See docs/credits.txt
|
|
* License.....: MIT
|
|
*/
|
|
|
|
#define NEW_SIMD_CODE
|
|
|
|
#include "inc_vendor.cl"
|
|
#include "inc_hash_constants.h"
|
|
#include "inc_hash_functions.cl"
|
|
#include "inc_types.cl"
|
|
#include "inc_common.cl"
|
|
#include "inc_simd.cl"
|
|
#include "inc_hash_sha1.cl"
|
|
|
|
#define COMPARE_S "inc_comp_single.cl"
|
|
#define COMPARE_M "inc_comp_multi.cl"
|
|
|
|
DECLSPEC void hmac_sha1_run_V (u32x *w0, u32x *w1, u32x *w2, u32x *w3, u32x *ipad, u32x *opad, u32x *digest)
|
|
{
|
|
digest[0] = ipad[0];
|
|
digest[1] = ipad[1];
|
|
digest[2] = ipad[2];
|
|
digest[3] = ipad[3];
|
|
digest[4] = ipad[4];
|
|
|
|
sha1_transform_vector (w0, w1, w2, w3, digest);
|
|
|
|
w0[0] = digest[0];
|
|
w0[1] = digest[1];
|
|
w0[2] = digest[2];
|
|
w0[3] = digest[3];
|
|
w1[0] = digest[4];
|
|
w1[1] = 0x80000000;
|
|
w1[2] = 0;
|
|
w1[3] = 0;
|
|
w2[0] = 0;
|
|
w2[1] = 0;
|
|
w2[2] = 0;
|
|
w2[3] = 0;
|
|
w3[0] = 0;
|
|
w3[1] = 0;
|
|
w3[2] = 0;
|
|
w3[3] = (64 + 20) * 8;
|
|
|
|
digest[0] = opad[0];
|
|
digest[1] = opad[1];
|
|
digest[2] = opad[2];
|
|
digest[3] = opad[3];
|
|
digest[4] = opad[4];
|
|
|
|
sha1_transform_vector (w0, w1, w2, w3, digest);
|
|
}
|
|
|
|
__kernel void m13600_init (KERN_ATTR_TMPS_ESALT (pbkdf2_sha1_tmp_t, zip2_t))
|
|
{
|
|
/**
|
|
* base
|
|
*/
|
|
|
|
const u64 gid = get_global_id (0);
|
|
|
|
if (gid >= gid_max) return;
|
|
|
|
sha1_hmac_ctx_t sha1_hmac_ctx;
|
|
|
|
sha1_hmac_init_global_swap (&sha1_hmac_ctx, pws[gid].i, pws[gid].pw_len);
|
|
|
|
tmps[gid].ipad[0] = sha1_hmac_ctx.ipad.h[0];
|
|
tmps[gid].ipad[1] = sha1_hmac_ctx.ipad.h[1];
|
|
tmps[gid].ipad[2] = sha1_hmac_ctx.ipad.h[2];
|
|
tmps[gid].ipad[3] = sha1_hmac_ctx.ipad.h[3];
|
|
tmps[gid].ipad[4] = sha1_hmac_ctx.ipad.h[4];
|
|
|
|
tmps[gid].opad[0] = sha1_hmac_ctx.opad.h[0];
|
|
tmps[gid].opad[1] = sha1_hmac_ctx.opad.h[1];
|
|
tmps[gid].opad[2] = sha1_hmac_ctx.opad.h[2];
|
|
tmps[gid].opad[3] = sha1_hmac_ctx.opad.h[3];
|
|
tmps[gid].opad[4] = sha1_hmac_ctx.opad.h[4];
|
|
|
|
u32 w0[4];
|
|
u32 w1[4];
|
|
u32 w2[4];
|
|
u32 w3[4];
|
|
|
|
w0[0] = swap32_S (esalt_bufs[digests_offset].salt_buf[0]);
|
|
w0[1] = swap32_S (esalt_bufs[digests_offset].salt_buf[1]);
|
|
w0[2] = swap32_S (esalt_bufs[digests_offset].salt_buf[2]);
|
|
w0[3] = swap32_S (esalt_bufs[digests_offset].salt_buf[3]);
|
|
w1[0] = 0;
|
|
w1[1] = 0;
|
|
w1[2] = 0;
|
|
w1[3] = 0;
|
|
w2[0] = 0;
|
|
w2[1] = 0;
|
|
w2[2] = 0;
|
|
w2[3] = 0;
|
|
w3[0] = 0;
|
|
w3[1] = 0;
|
|
w3[2] = 0;
|
|
w3[3] = 0;
|
|
|
|
sha1_hmac_update_64 (&sha1_hmac_ctx, w0, w1, w2, w3, esalt_bufs[digests_offset].salt_len);
|
|
|
|
const u32 mode = esalt_bufs[digests_offset].mode;
|
|
|
|
u32 iter_start;
|
|
u32 iter_stop;
|
|
u32 count_start;
|
|
|
|
switch (mode)
|
|
{
|
|
case 1: iter_start = 0;
|
|
iter_stop = 2;
|
|
count_start = 1;
|
|
break;
|
|
case 2: iter_start = 1;
|
|
iter_stop = 3;
|
|
count_start = 2;
|
|
break;
|
|
case 3: iter_start = 1;
|
|
iter_stop = 4;
|
|
count_start = 2;
|
|
break;
|
|
}
|
|
|
|
for (u32 i = iter_start, j = count_start; i < iter_stop; i++, j++)
|
|
{
|
|
sha1_hmac_ctx_t sha1_hmac_ctx2 = sha1_hmac_ctx;
|
|
|
|
w0[0] = j;
|
|
w0[1] = 0;
|
|
w0[2] = 0;
|
|
w0[3] = 0;
|
|
w1[0] = 0;
|
|
w1[1] = 0;
|
|
w1[2] = 0;
|
|
w1[3] = 0;
|
|
w2[0] = 0;
|
|
w2[1] = 0;
|
|
w2[2] = 0;
|
|
w2[3] = 0;
|
|
w3[0] = 0;
|
|
w3[1] = 0;
|
|
w3[2] = 0;
|
|
w3[3] = 0;
|
|
|
|
sha1_hmac_update_64 (&sha1_hmac_ctx2, w0, w1, w2, w3, 4);
|
|
|
|
sha1_hmac_final (&sha1_hmac_ctx2);
|
|
|
|
const u32 i5 = i * 5;
|
|
|
|
tmps[gid].dgst[i5 + 0] = sha1_hmac_ctx2.opad.h[0];
|
|
tmps[gid].dgst[i5 + 1] = sha1_hmac_ctx2.opad.h[1];
|
|
tmps[gid].dgst[i5 + 2] = sha1_hmac_ctx2.opad.h[2];
|
|
tmps[gid].dgst[i5 + 3] = sha1_hmac_ctx2.opad.h[3];
|
|
tmps[gid].dgst[i5 + 4] = sha1_hmac_ctx2.opad.h[4];
|
|
|
|
tmps[gid].out[i5 + 0] = tmps[gid].dgst[i5 + 0];
|
|
tmps[gid].out[i5 + 1] = tmps[gid].dgst[i5 + 1];
|
|
tmps[gid].out[i5 + 2] = tmps[gid].dgst[i5 + 2];
|
|
tmps[gid].out[i5 + 3] = tmps[gid].dgst[i5 + 3];
|
|
tmps[gid].out[i5 + 4] = tmps[gid].dgst[i5 + 4];
|
|
}
|
|
}
|
|
|
|
__kernel void m13600_loop (KERN_ATTR_TMPS_ESALT (pbkdf2_sha1_tmp_t, zip2_t))
|
|
{
|
|
const u64 gid = get_global_id (0);
|
|
|
|
if ((gid * VECT_SIZE) >= gid_max) return;
|
|
|
|
u32x ipad[5];
|
|
u32x opad[5];
|
|
|
|
ipad[0] = packv (tmps, ipad, gid, 0);
|
|
ipad[1] = packv (tmps, ipad, gid, 1);
|
|
ipad[2] = packv (tmps, ipad, gid, 2);
|
|
ipad[3] = packv (tmps, ipad, gid, 3);
|
|
ipad[4] = packv (tmps, ipad, gid, 4);
|
|
|
|
opad[0] = packv (tmps, opad, gid, 0);
|
|
opad[1] = packv (tmps, opad, gid, 1);
|
|
opad[2] = packv (tmps, opad, gid, 2);
|
|
opad[3] = packv (tmps, opad, gid, 3);
|
|
opad[4] = packv (tmps, opad, gid, 4);
|
|
|
|
const u32 mode = esalt_bufs[digests_offset].mode;
|
|
|
|
u32 iter_start;
|
|
u32 iter_stop;
|
|
u32 count_start;
|
|
|
|
switch (mode)
|
|
{
|
|
case 1: iter_start = 0;
|
|
iter_stop = 2;
|
|
count_start = 1;
|
|
break;
|
|
case 2: iter_start = 1;
|
|
iter_stop = 3;
|
|
count_start = 2;
|
|
break;
|
|
case 3: iter_start = 1;
|
|
iter_stop = 4;
|
|
count_start = 2;
|
|
break;
|
|
}
|
|
|
|
for (u32 i = iter_start, j = count_start; i < iter_stop; i++, j++)
|
|
{
|
|
const u32 i5 = i * 5;
|
|
|
|
u32x dgst[5];
|
|
u32x out[5];
|
|
|
|
dgst[0] = packv (tmps, dgst, gid, i5 + 0);
|
|
dgst[1] = packv (tmps, dgst, gid, i5 + 1);
|
|
dgst[2] = packv (tmps, dgst, gid, i5 + 2);
|
|
dgst[3] = packv (tmps, dgst, gid, i5 + 3);
|
|
dgst[4] = packv (tmps, dgst, gid, i5 + 4);
|
|
|
|
out[0] = packv (tmps, out, gid, i5 + 0);
|
|
out[1] = packv (tmps, out, gid, i5 + 1);
|
|
out[2] = packv (tmps, out, gid, i5 + 2);
|
|
out[3] = packv (tmps, out, gid, i5 + 3);
|
|
out[4] = packv (tmps, out, gid, i5 + 4);
|
|
|
|
for (u32 j = 0; j < loop_cnt; j++)
|
|
{
|
|
u32x w0[4];
|
|
u32x w1[4];
|
|
u32x w2[4];
|
|
u32x w3[4];
|
|
|
|
w0[0] = dgst[0];
|
|
w0[1] = dgst[1];
|
|
w0[2] = dgst[2];
|
|
w0[3] = dgst[3];
|
|
w1[0] = dgst[4];
|
|
w1[1] = 0x80000000;
|
|
w1[2] = 0;
|
|
w1[3] = 0;
|
|
w2[0] = 0;
|
|
w2[1] = 0;
|
|
w2[2] = 0;
|
|
w2[3] = 0;
|
|
w3[0] = 0;
|
|
w3[1] = 0;
|
|
w3[2] = 0;
|
|
w3[3] = (64 + 20) * 8;
|
|
|
|
hmac_sha1_run_V (w0, w1, w2, w3, ipad, opad, dgst);
|
|
|
|
out[0] ^= dgst[0];
|
|
out[1] ^= dgst[1];
|
|
out[2] ^= dgst[2];
|
|
out[3] ^= dgst[3];
|
|
out[4] ^= dgst[4];
|
|
}
|
|
|
|
unpackv (tmps, dgst, gid, i5 + 0, dgst[0]);
|
|
unpackv (tmps, dgst, gid, i5 + 1, dgst[1]);
|
|
unpackv (tmps, dgst, gid, i5 + 2, dgst[2]);
|
|
unpackv (tmps, dgst, gid, i5 + 3, dgst[3]);
|
|
unpackv (tmps, dgst, gid, i5 + 4, dgst[4]);
|
|
|
|
unpackv (tmps, out, gid, i5 + 0, out[0]);
|
|
unpackv (tmps, out, gid, i5 + 1, out[1]);
|
|
unpackv (tmps, out, gid, i5 + 2, out[2]);
|
|
unpackv (tmps, out, gid, i5 + 3, out[3]);
|
|
unpackv (tmps, out, gid, i5 + 4, out[4]);
|
|
}
|
|
}
|
|
|
|
__kernel void m13600_comp (KERN_ATTR_TMPS_ESALT (pbkdf2_sha1_tmp_t, zip2_t))
|
|
{
|
|
/**
|
|
* base
|
|
*/
|
|
|
|
const u64 gid = get_global_id (0);
|
|
|
|
if (gid >= gid_max) return;
|
|
|
|
const u64 lid = get_local_id (0);
|
|
|
|
const u32 mode = esalt_bufs[digests_offset].mode;
|
|
|
|
u32 iter_start;
|
|
u32 iter_stop;
|
|
|
|
switch (mode)
|
|
{
|
|
case 1: iter_start = 4;
|
|
iter_stop = 8;
|
|
break;
|
|
case 2: iter_start = 6;
|
|
iter_stop = 12;
|
|
break;
|
|
case 3: iter_start = 8;
|
|
iter_stop = 16;
|
|
break;
|
|
}
|
|
|
|
u32 key[8] = { 0 };
|
|
|
|
for (int i = iter_start, j = 0; i < iter_stop; i++, j++)
|
|
{
|
|
key[j] = tmps[gid].out[i];
|
|
}
|
|
|
|
u32 w0[4];
|
|
u32 w1[4];
|
|
u32 w2[4];
|
|
u32 w3[4];
|
|
|
|
w0[0] = key[0];
|
|
w0[1] = key[1];
|
|
w0[2] = key[2];
|
|
w0[3] = key[3];
|
|
w1[0] = key[4];
|
|
w1[1] = key[5];
|
|
w1[2] = key[6];
|
|
w1[3] = key[7];
|
|
w2[0] = 0;
|
|
w2[1] = 0;
|
|
w2[2] = 0;
|
|
w2[3] = 0;
|
|
w3[0] = 0;
|
|
w3[1] = 0;
|
|
w3[2] = 0;
|
|
w3[3] = 0;
|
|
|
|
sha1_hmac_ctx_t ctx;
|
|
|
|
sha1_hmac_init_64 (&ctx, w0, w1, w2, w3);
|
|
|
|
sha1_hmac_update_global_swap (&ctx, esalt_bufs[digests_offset].data_buf, esalt_bufs[digests_offset].data_len);
|
|
|
|
sha1_hmac_final (&ctx);
|
|
|
|
const u32 r0 = swap32_S (ctx.opad.h[0] & 0xffffffff);
|
|
const u32 r1 = swap32_S (ctx.opad.h[1] & 0xffffffff);
|
|
const u32 r2 = swap32_S (ctx.opad.h[2] & 0xffff0000);
|
|
const u32 r3 = swap32_S (ctx.opad.h[3] & 0x00000000);
|
|
|
|
#define il_pos 0
|
|
|
|
#include COMPARE_M
|
|
}
|