1
0
mirror of https://github.com/hashcat/hashcat.git synced 2024-10-09 17:38:58 +00:00
Commit Graph

5 Commits

Author SHA1 Message Date
Gabriele 'matrix' Gristina
c2a32eddb3 Fix build failure for -m 13100 on Apple Platform 2016-03-08 12:05:00 +01:00
jsteube
dad03e394d Fixed two major problems
1) SIMD code for all attack-mode

Macro vector_accessible() was not refactored and missing completely.
Had to rename variables rules_cnt, combs_cnt and bfs_cnt into il_cnt which was a good thing anyway as with new SIMD code they all act in the same way.

2) SIMD code for attack-mode 0

With new SIMD code, apply_rules_vect() has to return u32 not u32x.
This has massive impact on all *_a0 kernels.

I've rewritten most of them. Deep testing using test.sh is still required.

Some kernel need more fixes:

- Some are kind of completely incompatible like m10400 but they still use old check_* includes, we should get rid of them as they are no longer neccessary as we have simd.c
- Some have a chance but require additional effort like m11500. We can use commented out "#define NEW_SIMD_CODE" to find them

This change can have negative impact on -a0 performance for device that require vectorization. That is mostly CPU devices. New GPU's are all scalar, so they wont get hurt by this.
This change also proofes that there's no way to efficiently vectorize kernel rules with new SIMD code, but it enables the addition of the rule functions like @ that we were missing for some long time. This is a TODO.
2016-02-27 17:18:54 +01:00
Fist0urs
62bed36638 Add verification of checksum for -m 13100
This avoid collisions by arc4'ing all data then hmac-md5
when valid ASN1 structures headers are found.
Performance should not be impacted.
2016-02-19 23:12:46 +01:00
Fist0urs
223ab0b3db Cosmetic change -m 13100
Removed commented part (the commented part was there to implement full last arc4'ing + hmac-md5)
We will see if some people find collision. In this case we will add this last check
2016-02-17 13:32:07 +01:00
Fist0urs
c3dabdd69e Initial commit 2016-02-16 16:34:46 +01:00