arno
/
bddisasm
mirror of https://github.com/bitdefender/bddisasm.git
1
0
Fork 0
Code Issues Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'f53cbc51e2'
${ noResults }
bddisasm/isagenerator/instructions
History
Andrei Vlad LUTAS f53cbc51e2
Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE. 		11 months ago
..
cpuid.dat Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE. 11 months ago
flags.dat Switched from nil to n/a naming for absent operands, as it is more obvious. 1 year ago
modes.dat Switched from nil to n/a naming for absent operands, as it is more obvious. 1 year ago
table_0F.dat Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE. 11 months ago
table_0F_3A.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_0F_38.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_3dnow.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_base.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_evex1.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_evex2.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_evex3.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_evex5.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_evex6.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_fpu.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_vex1.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago
table_vex2.dat Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE. 11 months ago
table_vex3.dat Added support for new Intel ISA, per Intel® Architecture Instruction Set Extensions and Future Features document #319433-049 (June 2023): AVX-NNI-INT16, SHA512, SM3, SM4, TSE. 11 months ago
table_xop.dat Switched to a more parsing-friendly format for the instructions database, where individual components are sepparated by a semicolon. 1 year ago