1
0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-18 05:28:09 +00:00
bddisasm/bddisasm_test/x86/basic/misc_32.asm
BITDEFENDER\vlutas 9ba1e6a2f9 Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
Multiple minor fixes to existing instructions.
Moved x86 decoding tests in a separate directory & improved the test script.
2022-10-04 12:22:59 +03:00

65 lines
865 B
NASM

bits 32
daa
das
aaa
aas
aam 100
aad 100
bound ax, [ebx + esi]
bound eax, [ebx + esi]
arpl [bx], ax
arpl [ebx], ax
nop
pause
clc
cmc
stc
cld
std
cli
sti
cbw
cwde
cwd
cdq
wait
sahf
lahf
salc
lea ax, [bx]
lea ax, [bx + si]
les ax, [bx]
les ax, [ebx]
les eax, [bx]
les eax, [ebx]
lds ax, [bx]
lds ax, [ebx]
lds eax, [bx]
lds eax, [ebx]
lss ax, [bx]
lss ax, [ebx]
lss eax, [bx]
lss eax, [ebx]
lfs ax, [bx]
lfs ax, [ebx]
lfs eax, [bx]
lfs eax, [ebx]
lgs ax, [bx]
lgs ax, [ebx]
lgs eax, [bx]
lgs eax, [ebx]