1
0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-25 00:48:09 +00:00
bddisasm/bddisasm_test/x86/avx512/avx512pf_64.asm
BITDEFENDER\vlutas 9ba1e6a2f9 Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8.
Multiple minor fixes to existing instructions.
Moved x86 decoding tests in a separate directory & improved the test script.
2022-10-04 12:22:59 +03:00

19 lines
713 B
NASM

bits 64
vgatherpf0dpd [rbx+ymm17*8+0x1000]{k5}
vgatherpf0dps [rbx+zmm27*8+0x1000]{k5}
vgatherpf0qpd [rbx+zmm27*8+0x1000]{k5}
vgatherpf0qps [rbx+zmm27*8+0x1000]{k5}
vgatherpf1dpd [rbx+ymm17*8+0x1000]{k5}
vgatherpf1dps [rbx+zmm27*8+0x1000]{k5}
vgatherpf1qpd [rbx+zmm27*8+0x1000]{k5}
vgatherpf1qps [rbx+zmm27*8+0x1000]{k5}
vscatterpf0dpd [rbx+ymm17*8+0x1000]{k5}
vscatterpf0dps [rbx+zmm27*8+0x1000]{k5}
vscatterpf0qpd [rbx+zmm27*8+0x1000]{k5}
vscatterpf0qps [rbx+zmm27*8+0x1000]{k5}
vscatterpf1dpd [rbx+ymm17*8+0x1000]{k5}
vscatterpf1dps [rbx+zmm27*8+0x1000]{k5}
vscatterpf1qpd [rbx+zmm27*8+0x1000]{k5}
vscatterpf1qps [rbx+zmm27*8+0x1000]{k5}