arno/bddisasm
1
0
Fork 0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-24 08:28:07 +00:00
Code Issues Releases Wiki Activity
767bf2e5c0
bddisasm/bddisasm_test/x86/avx512/avx512er_64.asm
BITDEFENDER\vlutas 9ba1e6a2f9 Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8. 
Multiple minor fixes to existing instructions.
Moved x86 decoding tests in a separate directory & improved the test script.
2022-10-04 12:22:59 +03:00

171 lines
6.2 KiB
NASM
Raw Blame History

bits 64
vexp2pd zmm24, zmm31
vexp2pd zmm24, zmm31, {sae}
vexp2pd zmm24, [rbx]
vexp2pd zmm24, [rbx]{1to8}
vexp2pd zmm24, [rbx+r11*8+256]
vexp2pd zmm24, [rbx+r11*8-256]
vexp2pd zmm24{k5}, zmm31
vexp2pd zmm24{k5}, zmm31, {sae}
vexp2pd zmm24{k5}, [rbx]
vexp2pd zmm24{k5}, [rbx]{1to8}
vexp2pd zmm24{k5}, [rbx+r11*8+256]
vexp2pd zmm24{k5}, [rbx+r11*8-256]
vexp2pd zmm24{k5}{z}, zmm31
vexp2pd zmm24{k5}{z}, zmm31, {sae}
vexp2pd zmm24{k5}{z}, [rbx]
vexp2pd zmm24{k5}{z}, [rbx]{1to8}
vexp2pd zmm24{k5}{z}, [rbx+r11*8+256]
vexp2pd zmm24{k5}{z}, [rbx+r11*8-256]
vexp2ps zmm24, zmm31
vexp2ps zmm24, zmm31, {sae}
vexp2ps zmm24, [rbx]
vexp2ps zmm24, [rbx]{1to16}
vexp2ps zmm24, [rbx+r11*8+256]
vexp2ps zmm24, [rbx+r11*8-256]
vexp2ps zmm24{k5}, zmm31
vexp2ps zmm24{k5}, zmm31, {sae}
vexp2ps zmm24{k5}, [rbx]
vexp2ps zmm24{k5}, [rbx]{1to16}
vexp2ps zmm24{k5}, [rbx+r11*8+256]
vexp2ps zmm24{k5}, [rbx+r11*8-256]
vexp2ps zmm24{k5}{z}, zmm31
vexp2ps zmm24{k5}{z}, zmm31, {sae}
vexp2ps zmm24{k5}{z}, [rbx]
vexp2ps zmm24{k5}{z}, [rbx]{1to16}
vexp2ps zmm24{k5}{z}, [rbx+r11*8+256]
vexp2ps zmm24{k5}{z}, [rbx+r11*8-256]
vrcp28pd zmm24, zmm31
vrcp28pd zmm24, zmm31, {sae}
vrcp28pd zmm24, [rbx]
vrcp28pd zmm24, [rbx]{1to8}
vrcp28pd zmm24, [rbx+r11*8+256]
vrcp28pd zmm24, [rbx+r11*8-256]
vrcp28pd zmm24{k5}, zmm31
vrcp28pd zmm24{k5}, zmm31, {sae}
vrcp28pd zmm24{k5}, [rbx]
vrcp28pd zmm24{k5}, [rbx]{1to8}
vrcp28pd zmm24{k5}, [rbx+r11*8+256]
vrcp28pd zmm24{k5}, [rbx+r11*8-256]
vrcp28pd zmm24{k5}{z}, zmm31
vrcp28pd zmm24{k5}{z}, zmm31, {sae}
vrcp28pd zmm24{k5}{z}, [rbx]
vrcp28pd zmm24{k5}{z}, [rbx]{1to8}
vrcp28pd zmm24{k5}{z}, [rbx+r11*8+256]
vrcp28pd zmm24{k5}{z}, [rbx+r11*8-256]
vrcp28ps zmm24, zmm31
vrcp28ps zmm24, zmm31, {sae}
vrcp28ps zmm24, [rbx]
vrcp28ps zmm24, [rbx]{1to16}
vrcp28ps zmm24, [rbx+r11*8+256]
vrcp28ps zmm24, [rbx+r11*8-256]
vrcp28ps zmm24{k5}, zmm31
vrcp28ps zmm24{k5}, zmm31, {sae}
vrcp28ps zmm24{k5}, [rbx]
vrcp28ps zmm24{k5}, [rbx]{1to16}
vrcp28ps zmm24{k5}, [rbx+r11*8+256]
vrcp28ps zmm24{k5}, [rbx+r11*8-256]
vrcp28ps zmm24{k5}{z}, zmm31
vrcp28ps zmm24{k5}{z}, zmm31, {sae}
vrcp28ps zmm24{k5}{z}, [rbx]
vrcp28ps zmm24{k5}{z}, [rbx]{1to16}
vrcp28ps zmm24{k5}{z}, [rbx+r11*8+256]
vrcp28ps zmm24{k5}{z}, [rbx+r11*8-256]
vrcp28sd xmm2, xmm7, xmm0
vrcp28sd xmm2, xmm7, xmm0, {sae}
vrcp28sd xmm2, xmm7, [rbx]
vrcp28sd xmm2, xmm7, [rbx+r11*8+256]
vrcp28sd xmm2, xmm7, [rbx+r11*8-256]
vrcp28sd xmm2{k5}, xmm7, xmm0
vrcp28sd xmm2{k5}, xmm7, xmm0, {sae}
vrcp28sd xmm2{k5}, xmm7, [rbx]
vrcp28sd xmm2{k5}, xmm7, [rbx+r11*8+256]
vrcp28sd xmm2{k5}, xmm7, [rbx+r11*8-256]
vrcp28sd xmm2{k5}{z}, xmm7, xmm0
vrcp28sd xmm2{k5}{z}, xmm7, xmm0, {sae}
vrcp28sd xmm2{k5}{z}, xmm7, [rbx]
vrcp28sd xmm2{k5}{z}, xmm7, [rbx+r11*8+256]
vrcp28sd xmm2{k5}{z}, xmm7, [rbx+r11*8-256]
vrcp28ss xmm2, xmm7, xmm0
vrcp28ss xmm2, xmm7, xmm0, {sae}
vrcp28ss xmm2, xmm7, [rbx]
vrcp28ss xmm2, xmm7, [rbx+r11*8+256]
vrcp28ss xmm2, xmm7, [rbx+r11*8-256]
vrcp28ss xmm2{k5}, xmm7, xmm0
vrcp28ss xmm2{k5}, xmm7, xmm0, {sae}
vrcp28ss xmm2{k5}, xmm7, [rbx]
vrcp28ss xmm2{k5}, xmm7, [rbx+r11*8+256]
vrcp28ss xmm2{k5}, xmm7, [rbx+r11*8-256]
vrcp28ss xmm2{k5}{z}, xmm7, xmm0
vrcp28ss xmm2{k5}{z}, xmm7, xmm0, {sae}
vrcp28ss xmm2{k5}{z}, xmm7, [rbx]
vrcp28ss xmm2{k5}{z}, xmm7, [rbx+r11*8+256]
vrcp28ss xmm2{k5}{z}, xmm7, [rbx+r11*8-256]
vrsqrt28pd zmm24, zmm31
vrsqrt28pd zmm24, zmm31, {sae}
vrsqrt28pd zmm24, [rbx]
vrsqrt28pd zmm24, [rbx]{1to8}
vrsqrt28pd zmm24, [rbx+r11*8+256]
vrsqrt28pd zmm24, [rbx+r11*8-256]
vrsqrt28pd zmm24{k5}, zmm31
vrsqrt28pd zmm24{k5}, zmm31, {sae}
vrsqrt28pd zmm24{k5}, [rbx]
vrsqrt28pd zmm24{k5}, [rbx]{1to8}
vrsqrt28pd zmm24{k5}, [rbx+r11*8+256]
vrsqrt28pd zmm24{k5}, [rbx+r11*8-256]
vrsqrt28pd zmm24{k5}{z}, zmm31
vrsqrt28pd zmm24{k5}{z}, zmm31, {sae}
vrsqrt28pd zmm24{k5}{z}, [rbx]
vrsqrt28pd zmm24{k5}{z}, [rbx]{1to8}
vrsqrt28pd zmm24{k5}{z}, [rbx+r11*8+256]
vrsqrt28pd zmm24{k5}{z}, [rbx+r11*8-256]
vrsqrt28ps zmm24, zmm31
vrsqrt28ps zmm24, zmm31, {sae}
vrsqrt28ps zmm24, [rbx]
vrsqrt28ps zmm24, [rbx]{1to16}
vrsqrt28ps zmm24, [rbx+r11*8+256]
vrsqrt28ps zmm24, [rbx+r11*8-256]
vrsqrt28ps zmm24{k5}, zmm31
vrsqrt28ps zmm24{k5}, zmm31, {sae}
vrsqrt28ps zmm24{k5}, [rbx]
vrsqrt28ps zmm24{k5}, [rbx]{1to16}
vrsqrt28ps zmm24{k5}, [rbx+r11*8+256]
vrsqrt28ps zmm24{k5}, [rbx+r11*8-256]
vrsqrt28ps zmm24{k5}{z}, zmm31
vrsqrt28ps zmm24{k5}{z}, zmm31, {sae}
vrsqrt28ps zmm24{k5}{z}, [rbx]
vrsqrt28ps zmm24{k5}{z}, [rbx]{1to16}
vrsqrt28ps zmm24{k5}{z}, [rbx+r11*8+256]
vrsqrt28ps zmm24{k5}{z}, [rbx+r11*8-256]
vrsqrt28sd xmm2, xmm7, xmm0
vrsqrt28sd xmm2, xmm7, xmm0, {sae}
vrsqrt28sd xmm2, xmm7, [rbx]
vrsqrt28sd xmm2, xmm7, [rbx+r11*8+256]
vrsqrt28sd xmm2, xmm7, [rbx+r11*8-256]
vrsqrt28sd xmm2{k5}, xmm7, xmm0
vrsqrt28sd xmm2{k5}, xmm7, xmm0, {sae}
vrsqrt28sd xmm2{k5}, xmm7, [rbx]
vrsqrt28sd xmm2{k5}, xmm7, [rbx+r11*8+256]
vrsqrt28sd xmm2{k5}, xmm7, [rbx+r11*8-256]
vrsqrt28sd xmm2{k5}{z}, xmm7, xmm0
vrsqrt28sd xmm2{k5}{z}, xmm7, xmm0, {sae}
vrsqrt28sd xmm2{k5}{z}, xmm7, [rbx]
vrsqrt28sd xmm2{k5}{z}, xmm7, [rbx+r11*8+256]
vrsqrt28sd xmm2{k5}{z}, xmm7, [rbx+r11*8-256]
vrsqrt28ss xmm2, xmm7, xmm0
vrsqrt28ss xmm2, xmm7, xmm0, {sae}
vrsqrt28ss xmm2, xmm7, [rbx]
vrsqrt28ss xmm2, xmm7, [rbx+r11*8+256]
vrsqrt28ss xmm2, xmm7, [rbx+r11*8-256]
vrsqrt28ss xmm2{k5}, xmm7, xmm0
vrsqrt28ss xmm2{k5}, xmm7, xmm0, {sae}
vrsqrt28ss xmm2{k5}, xmm7, [rbx]
vrsqrt28ss xmm2{k5}, xmm7, [rbx+r11*8+256]
vrsqrt28ss xmm2{k5}, xmm7, [rbx+r11*8-256]
vrsqrt28ss xmm2{k5}{z}, xmm7, xmm0
vrsqrt28ss xmm2{k5}{z}, xmm7, xmm0, {sae}
vrsqrt28ss xmm2{k5}{z}, xmm7, [rbx]
vrsqrt28ss xmm2{k5}{z}, xmm7, [rbx+r11*8+256]
vrsqrt28ss xmm2{k5}{z}, xmm7, [rbx+r11*8-256]
Reference in New Issue View Git Blame Copy Permalink