arno/bddisasm
1
0
Fork 0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-22 07:28:07 +00:00
Code Issues Releases Wiki Activity

Merge pull request #94 from turol/fix_typos

Browse Source 
Fix typos in comments
This commit is contained in:
vlutas 2024-07-29 09:02:11 +03:00 committed by GitHub
commit 2b1c90b631
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
bddisasm/bdx86_decoder.c
View File

@ -1894,7 +1894,7 @@ NdParseOperand(
// Fill in branch information.
Instrux->BranchInfo.IsBranch = 1;
Instrux->BranchInfo.IsConditional = Instrux->Category == ND_CAT_COND_BR;
// Indirect branches are those which get their target address from a register or memory, including RET familly.
// Indirect branches are those which get their target address from a register or memory, including RET family.
Instrux->BranchInfo.IsIndirect = ((!Instrux->Operands[0].Flags.IsDefault) &&
((Instrux->Operands[0].Type == ND_OP_REG) || (Instrux->Operands[0].Type == ND_OP_MEM))) ||
(Instrux->Category == ND_CAT_RET);

4
bddisasm/include/bdx86_tabledefs.h
View File

@ -279,7 +279,7 @@ typedef struct _ND_IDBE
//
// Operand sizes descriptors. These are internal and stored inside the specifier. They must be interpreted
// Operand size descriptors. These are internal and stored inside the specifier. They must be interpreted
// accordingly to extract the actual size used in the instruction. These should not be used by anyone using
// the disassembler. Use the "Size" and "RawSize" fields inside the operand instead.
//
@ -418,7 +418,7 @@ typedef enum _ND_OPERAND_TYPE_SPEC
ND_OPT_SSP,
ND_OPT_UIF,
// General Purpose REgisters.
// General Purpose Registers.
ND_OPT_AH,
ND_OPT_rAX,
ND_OPT_rCX,