arno/bddisasm
1
0
Fork 0
mirror of https://github.com/bitdefender/bddisasm.git synced 2024-11-28 18:38:20 +00:00
Code Issues Releases Wiki Activity
7c5bddb9a4
bddisasm/bddisasm_test/x86/avx/avxifma_64.asm

11 lines
725 B
NASM
Raw Normal View History

Added support for new Intel instructions, per Intel ISA extensions document #319433-046 (September 2022): PREFETCHITI, RAO-INT, CMPCCXADD, WRMSRNS, MSRLIST, AMX-FP16, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT8. Multiple minor fixes to existing instructions. Moved x86 decoding tests in a separate directory & improved the test script.
2022-10-04 09:22:59 +00:00
bits 64
db 0xc4, 0xa2, 0xc1, 0xb4, 0xc0 ; VPMADD52LUQ xmm0, xmm7, xmm0
db 0xc4, 0xa2, 0xc1, 0xb4, 0x00 ; VPMADD52LUQ xmm0, xmm7, xmmword ptr [rax]
db 0xc4, 0xa2, 0xc5, 0xb4, 0xc0 ; VPMADD52LUQ ymm0, ymm7, ymm0
db 0xc4, 0xa2, 0xc5, 0xb4, 0x00 ; VPMADD52LUQ ymm0, ymm7, ymmword ptr [rax]
db 0xc4, 0xa2, 0xc1, 0xb5, 0xc0 ; VPMADD52HUQ xmm0, xmm7, xmm0
db 0xc4, 0xa2, 0xc1, 0xb5, 0x00 ; VPMADD52HUQ xmm0, xmm7, xmmword ptr [rax]
db 0xc4, 0xa2, 0xc5, 0xb5, 0xc0 ; VPMADD52HUQ ymm0, ymm7, ymm0
db 0xc4, 0xa2, 0xc5, 0xb5, 0x00 ; VPMADD52HUQ ymm0, ymm7, ymmword ptr [rax]
Reference in New Issue Copy Permalink