|
|
|
#ifndef TABLE_ROOT_H
|
|
|
|
#define TABLE_ROOT_H
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_37_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[0]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_d5_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_d4_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_3f_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[3]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_10_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[4]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_11_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[5]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_12_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[6]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_13_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[7]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_14_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[8]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_15_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[9]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_02_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[10]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_00_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[21]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_04_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[53]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_07_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[152]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_01_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[800]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_03_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1203]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_05_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1303]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_80_06_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2675]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_REG gRootTable_root_80_modrmreg =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_REG,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_80_00_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_80_01_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_80_02_leaf,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_80_03_leaf,
|
|
|
|
/* 04 */ (const void *)&gRootTable_root_80_04_leaf,
|
|
|
|
/* 05 */ (const void *)&gRootTable_root_80_05_leaf,
|
|
|
|
/* 06 */ (const void *)&gRootTable_root_80_06_leaf,
|
|
|
|
/* 07 */ (const void *)&gRootTable_root_80_07_leaf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_02_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[11]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_00_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[22]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_04_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[54]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_07_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[153]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_01_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[801]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_03_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1204]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_05_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1304]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_81_06_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2676]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_REG gRootTable_root_81_modrmreg =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_REG,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_81_00_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_81_01_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_81_02_leaf,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_81_03_leaf,
|
|
|
|
/* 04 */ (const void *)&gRootTable_root_81_04_leaf,
|
|
|
|
/* 05 */ (const void *)&gRootTable_root_81_05_leaf,
|
|
|
|
/* 06 */ (const void *)&gRootTable_root_81_06_leaf,
|
|
|
|
/* 07 */ (const void *)&gRootTable_root_81_07_leaf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_02_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[12]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_00_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[23]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_04_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[55]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_07_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[154]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_01_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[802]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_03_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1205]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_05_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1305]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_82_06_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2677]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_REG gRootTable_root_82_modrmreg =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_REG,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_82_00_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_82_01_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_82_02_leaf,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_82_03_leaf,
|
|
|
|
/* 04 */ (const void *)&gRootTable_root_82_04_leaf,
|
|
|
|
/* 05 */ (const void *)&gRootTable_root_82_05_leaf,
|
|
|
|
/* 06 */ (const void *)&gRootTable_root_82_06_leaf,
|
|
|
|
/* 07 */ (const void *)&gRootTable_root_82_07_leaf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_02_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[13]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_00_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[24]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_04_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[56]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_07_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[155]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_01_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[803]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_03_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1206]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_05_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[1306]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_83_06_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2678]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_REG gRootTable_root_83_modrmreg =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_REG,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_83_00_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_83_01_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_83_02_leaf,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_83_03_leaf,
|
|
|
|
/* 04 */ (const void *)&gRootTable_root_83_04_leaf,
|
|
|
|
/* 05 */ (const void *)&gRootTable_root_83_05_leaf,
|
|
|
|
/* 06 */ (const void *)&gRootTable_root_83_06_leaf,
|
|
|
|
/* 07 */ (const void *)&gRootTable_root_83_07_leaf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[14]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[31]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_NP_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2643]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_mem_NP_rexw_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[2644]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_AUXILIARY gRootTable_root_0f_38_f6_mem_NP_auxiliary =
|
|
|
|
{
|
|
|
|
ND_ILUT_AUXILIARY,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f6_mem_NP_None_leaf,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_f6_mem_NP_rexw_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
/* 04 */ NULL,
|
|
|
|
/* 05 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f6_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f6_mem_NP_auxiliary,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f6_mem_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_f6_mem_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_reg_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[14]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f6_reg_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[31]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f6_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f6_reg_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_f6_reg_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_f6_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f6_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f6_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_de_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[32]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_de_mem_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[40]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_de_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_de_mem_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_de_mem_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_de_reg_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[32]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_de_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_de_reg_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_de_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_de_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_de_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dd_mem_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[33]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dd_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[41]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_dd_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_dd_mem_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_dd_mem_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dd_reg_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[41]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_dd_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_dd_reg_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_dd_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_dd_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_dd_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_df_mem_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[34]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_df_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[35]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_df_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_df_mem_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_df_mem_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_df_reg_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[35]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_df_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_df_reg_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_df_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_df_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_df_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_d8_mem_01_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[36]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_d8_mem_01_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_d8_mem_01_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_d8_mem_03_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[37]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_d8_mem_03_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_d8_mem_03_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_d8_mem_00_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[42]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_d8_mem_00_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_d8_mem_00_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_d8_mem_02_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[43]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_d8_mem_02_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_d8_mem_02_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_REG gRootTable_root_0f_38_d8_mem_modrmreg =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_REG,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_d8_mem_00_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_d8_mem_01_mprefix,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_d8_mem_02_mprefix,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_0f_38_d8_mem_03_mprefix,
|
|
|
|
/* 04 */ NULL,
|
|
|
|
/* 05 */ NULL,
|
|
|
|
/* 06 */ NULL,
|
|
|
|
/* 07 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_d8_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_d8_mem_modrmreg,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dc_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[38]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dc_mem_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[39]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_dc_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_dc_mem_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_dc_mem_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dc_reg_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[38]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_dc_reg_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[584]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_dc_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_dc_reg_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_dc_reg_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_dc_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_dc_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_dc_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_db_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[44]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_db_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_db_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_15_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[72]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_15_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_15_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_14_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[73]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_14_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_14_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f0_mem_F2_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[178]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f0_mem_F2_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[179]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f0_mem_F2_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f0_mem_F2_None_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f0_mem_F2_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f0_mem_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[658]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f0_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[659]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f0_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f0_mem_None_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f0_mem_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_0f_38_f0_mem_F2_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f0_reg_F2_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[178]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f0_reg_F2_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[179]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f0_reg_F2_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f0_reg_F2_None_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f0_reg_F2_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f0_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_0f_38_f0_reg_F2_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_f0_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f0_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f0_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f1_mem_F2_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[180]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f1_mem_F2_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[181]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f1_mem_F2_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f1_mem_F2_None_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f1_mem_F2_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f1_mem_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[660]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f1_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[661]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f1_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f1_mem_None_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f1_mem_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_0f_38_f1_mem_F2_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f1_reg_F2_None_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[180]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f1_reg_F2_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[181]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f1_reg_F2_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f1_reg_F2_None_leaf,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f1_reg_F2_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f1_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_0f_38_f1_reg_F2_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_f1_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f1_mem_mprefix,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f1_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_fa_reg_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[232]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_fa_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_fa_reg_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_fa_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_fa_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_fb_reg_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[233]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_fb_reg_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_fb_reg_F3_leaf,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_fb_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_fb_reg_mprefix,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f8_mem_F2_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[236]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f8_mem_F3_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[237]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_f8_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[667]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_f8_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_f8_mem_66_leaf,
|
|
|
|
/* 02 */ (const void *)&gRootTable_root_0f_38_f8_mem_F3_leaf,
|
|
|
|
/* 03 */ (const void *)&gRootTable_root_0f_38_f8_mem_F2_leaf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MODRM_MOD gRootTable_root_0f_38_f8_modrmmod =
|
|
|
|
{
|
|
|
|
ND_ILUT_MODRM_MOD,
|
|
|
|
{
|
|
|
|
/* 00 */ (const void *)&gRootTable_root_0f_38_f8_mem_mprefix,
|
|
|
|
/* 01 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_cf_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[399]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_cf_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void *)&gRootTable_root_0f_38_cf_66_leaf,
|
|
|
|
/* 02 */ NULL,
|
|
|
|
/* 03 */ NULL,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_INSTRUCTION gRootTable_root_0f_38_80_mem_66_leaf =
|
|
|
|
{
|
|
|
|
ND_ILUT_INSTRUCTION,
|
|
|
|
(const void *)&gInstructions[444]
|
|
|
|
};
|
|
|
|
|
|
|
|
const ND_TABLE_MPREFIX gRootTable_root_0f_38_80_mem_mprefix =
|
|
|
|
{
|
|
|
|
ND_ILUT_MAN_PREFIX,
|
|
|
|
{
|
|
|
|
/* 00 */ NULL,
|
|
|
|
/* 01 */ (const void * |