50 lines
2.1 KiB
Plaintext
50 lines
2.1 KiB
Plaintext
From: Borislav Petkov <borislav.petkov@amd.com>
|
|
Date: Wed, 31 Mar 2010 19:56:41 +0000 (+0200)
|
|
Subject: x86, cpu: Add AMD core boosting feature flag to /proc/cpuinfo
|
|
Git-commit: 5958f1d5d722df7a9e5d129676614a8e5219bacd
|
|
Patch-mainline: 2.6.35-rc1
|
|
|
|
x86, cpu: Add AMD core boosting feature flag to /proc/cpuinfo
|
|
|
|
By semi-popular demand, this adds the Core Performance Boost feature
|
|
flag to /proc/cpuinfo. Possible use case for this is userspace tools
|
|
like cpufreq-aperf, for example, so that they don't have to jump through
|
|
hoops of accessing "/dev/cpu/%d/cpuid" in order to check for CPB hw
|
|
support, or call cpuid from userspace.
|
|
|
|
Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
|
|
LKML-Reference: <1270065406-1814-2-git-send-email-bp@amd64.org>
|
|
Reviewed-by: Thomas Renninger <trenn@suse.de>
|
|
Signed-off-by: H. Peter Anvin <hpa@zytor.com>
|
|
Acked-by: Jeff Mahoney <jeffm@suse.com>
|
|
---
|
|
|
|
arch/x86/include/asm/cpufeature.h | 1 +
|
|
arch/x86/kernel/cpu/addon_cpuid_features.c | 5 +++--
|
|
2 files changed, 4 insertions(+), 2 deletions(-)
|
|
|
|
--- a/arch/x86/include/asm/cpufeature.h
|
|
+++ b/arch/x86/include/asm/cpufeature.h
|
|
@@ -161,6 +161,7 @@
|
|
*/
|
|
#define X86_FEATURE_IDA (7*32+ 0) /* Intel Dynamic Acceleration */
|
|
#define X86_FEATURE_ARAT (7*32+ 1) /* Always Running APIC Timer */
|
|
+#define X86_FEATURE_CPB (7*32+ 2) /* AMD Core Performance Boost */
|
|
|
|
/* Virtualization flags: Linux defined */
|
|
#define X86_FEATURE_TPR_SHADOW (8*32+ 0) /* Intel TPR Shadow */
|
|
--- a/arch/x86/kernel/cpu/addon_cpuid_features.c
|
|
+++ b/arch/x86/kernel/cpu/addon_cpuid_features.c
|
|
@@ -30,8 +30,9 @@ void __cpuinit init_scattered_cpuid_feat
|
|
const struct cpuid_bit *cb;
|
|
|
|
static const struct cpuid_bit __cpuinitconst cpuid_bits[] = {
|
|
- { X86_FEATURE_IDA, CR_EAX, 1, 0x00000006 },
|
|
- { X86_FEATURE_ARAT, CR_EAX, 2, 0x00000006 },
|
|
+ { X86_FEATURE_IDA, CR_EAX, 1, 0x00000006 },
|
|
+ { X86_FEATURE_ARAT, CR_EAX, 2, 0x00000006 },
|
|
+ { X86_FEATURE_CPB, CR_EDX, 9, 0x80000007 },
|
|
{ X86_FEATURE_NPT, CR_EDX, 0, 0x8000000a },
|
|
{ X86_FEATURE_LBRV, CR_EDX, 1, 0x8000000a },
|
|
{ X86_FEATURE_SVML, CR_EDX, 2, 0x8000000a },
|